Skip to main content

Arithmetic Circuits Designs

  • Chapter
  • First Online:
  • 1131 Accesses

Part of the book series: SpringerBriefs in Electrical and Computer Engineering ((BRIEFSELECTRIC))

Abstract

The algorithms for arithmetic operations in CBNS, described in the previous chapter, have been implemented in computer hardware using Field Programmable Gate Arrays (FPGAs). This chapter includes design information for a nibble-size (four bits) adder, subtractor, multiplier, and divider circuits utilizing CBNS for representation of complex numbers. The implementation and performance statistics related to these circuits are also presented.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. T. Jamil, B. Arafeh, A. AlHabsi, Design of nibble-size adder for (−1+j)-base complex binary numbers. Proc. World Multiconference Syst. Cybern. Inform. 5, 297–302 (2002)

    Google Scholar 

  2. B. Arafeh, T. Jamil, A. AlHabsi, A nibble-size ripple-carry adder for (−1 + j)-base complex binary numbers. Proc. Int. Arab Conf. Inform. Technol. 1, 207–211 (2002)

    Google Scholar 

  3. T. Jamil, B. Arafeh, A. AlHabsi, Hardware implementation and performance evaluation of complex binary adder designs. Proc. World Multiconference Syst. Cybernet. Inform. 2, 68–73 (2003)

    Google Scholar 

  4. J. Goode, T. Jamil, D. Callahan, A simple circuit for adding complex numbers. WSEAS Trans. Informa. Sci. Appl. 1(1), 61–66 (2004)

    Google Scholar 

  5. T. Jamil, Design of arithmetic circuits for complex binary number system. J. Am. Inst. Phys. IAENG Trans. Eng. Technol. 1373(1), 83–97 (2011)

    Google Scholar 

  6. T. Jamil, A. Abdulghani, A. AlMaashari, Design of a nibble-size subtractor for (−1 + j)-base complex binary numbers. WSEAS Trans Circuits Syst 3(5), 1067–1072 (2004)

    Google Scholar 

  7. T. Jamil, A. AlMaashari, A. Abdulghani, Design and implementation of a nibble-size multiplier for (−1 + j)-base complex binary numbers. WSEAS Trans Circuits Syst 4(11), 1539–1544 (2005)

    Google Scholar 

  8. T. Jamil, S. AlAbri, Design of a divider circuit for complex binary numbers. Proc World Congr Eng Comp Sci II, 832–837 (2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Tariq Jamil .

Rights and permissions

Reprints and permissions

Copyright information

© 2013 The Author(s)

About this chapter

Cite this chapter

Jamil, T. (2013). Arithmetic Circuits Designs. In: Complex Binary Number System. SpringerBriefs in Electrical and Computer Engineering. Springer, India. https://doi.org/10.1007/978-81-322-0854-9_4

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-0854-9_4

  • Published:

  • Publisher Name: Springer, India

  • Print ISBN: 978-81-322-0853-2

  • Online ISBN: 978-81-322-0854-9

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics