Verification Platform for FPGA Based Architecture

  • Adesh Panwar
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 174)


System on Chip (SoC) refers to a system designed by integrating Intellectual Property (IP) cores such as CPUs, DSPs and various other high end functions on a single chip. Traditional simulation and emulation techniques for verification of such chips has become unaffordable due to increasing complexity, high cost, more time to market and large number of scenarios required to cover absolute verification. This paper describes new verification platform for complex embedded systems based on FPGA. The robustness and re-use capability of proposed approach makes it applicable at different integration levels and different phases of the project life cycle. Experiment and performance analysis on Radar Signal Processing module proves the effectiveness of the proposed platform.


Verification Time Verification Strategy Logic Simulation Intellectual Property Core Radar Signal Processing 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Pixley, C.: Functional verification 2003: technology, tools and methodology. In: International Conference on ASIC, vol. 1, pp. 1–5 (October 2003)Google Scholar
  2. 2.
    Rashinkar, P., Paterson, P., Singh, L.: System on A Chip Verification- Methodology and Techniques (2002)Google Scholar
  3. 3.
    Costa, D.: ESFFI-a novel technique for the emulation of software faults in COST components. In: IEEE Int’l Conference and Workshop on Engineering of Computer Based Systems, pp. 197–204 (2001)Google Scholar
  4. 4.
    Kafka, L., Danek, M., Novak, O.: A Novel Emulation Technique that Preserves Circuit Structures and Timing. In: IEEE International Symposium on System-on-Chip, pp. 1–4 (2007)Google Scholar
  5. 5.
    Black, B., Shen, J.: Calibration of Microprocessor Performance Models. IEEE Computer 31(35), 59–65 (1998)CrossRefGoogle Scholar
  6. 6.
  7. 7.
  8. 8.
    Wolf, W.: A decade of hardware/software co design. IEEE Computer 36, 38–43 (2003)CrossRefGoogle Scholar
  9. 9.
    ModelSim® Altera User’s Manual Version 6.1 (2006)Google Scholar
  10. 10.
    Matlab R2009bGoogle Scholar

Copyright information

© Springer India 2013

Authors and Affiliations

  1. 1.BELBangaloreIndia

Personalised recommendations