Skip to main content

Design of Low Power High Speed 4-Bit TIQ Based CMOS Flash ADC

  • Conference paper

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 174))

Abstract

The analog-to-digital converter (ADC) is an essential part of system-on-chip (SoC) products because it bridges the gap between the analog physical world and the digital logical world. In the digital domain, low power and low voltage requirements are becoming more important issues as the channel length of MOSFET shrinks below 0.25 sub-micron values. SoC trends force ADCs to be integrated on the chip with other digital circuits. These trends present new challenges in ADC circuit design. This paper investigates high speed, low power, and low voltage CMOS flash ADCs for SoC applications.

The proposed ADC utilizes the Threshold Inverter Quantization (TIQ) technique that uses two cascaded CMOS inverters as a comparator. The TIQ technique proposed here has been developed for better implementation in SoC applications. The preliminary results show that the TIQ flash ADC achieves high speed, small size, low power consumption, and low voltage operation compared to other ADCs.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   259.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Demler, M.J.: High-speed Analog-to-Digital Conversion. Academic Press, Inc.

    Google Scholar 

  2. Van de Plassche, R.: CMOS Integrated Analog to Digital and Digital to Analog Converter. Kluwer Academic Publications (2004)

    Google Scholar 

  3. Wang, M., Chen, C.-I.H.: A High Spurious-Free Dynamic Range 4-bit ADC with Nyquist Signal Bandwidth for Wideband Communications. Appear in IEEE (2007)

    Google Scholar 

  4. Wang, M., Chen, C.-I.H.: Architecture and Design Synthesis of 2.5 G samples/s 4-b Pipelined Flash ADC in SoC Applications. Appear in IEEE (2005)

    Google Scholar 

  5. Waltari, M.E., Holonen, K.A.L.: Circuit techniques for low voltage high speed A/D converter. Kluwer Academic Publications (2004)

    Google Scholar 

  6. Donovan, C., Flynn, M.P.: A Digital 6-bit ADC in 0.25-μm CMOS. IEEE Journal of Solid- State Circuits 37(3) (March 2002)

    Google Scholar 

  7. Allen, P.E., Holberg, D.R.: CMOS Analog Circuit Design, 2nd edn. Oxford University Press, New York (2002)

    Google Scholar 

  8. Tangel, A., Choi, K.: The CMOS Inverter as a comparator in ADC designs. Pennyslvania State University, University Park, USA

    Google Scholar 

  9. Shehata, K.A., Ragai, H.F., Husien, H.: Design and implementation of a high speed, low power 4-bit flash ADC. IEEE (2009)

    Google Scholar 

  10. Wu, L., Huang, F., Gao, Y., Wang, Y., Cheng, J.: A 42 mW 2 GS/s 4-bit flash ADC in 0.18-μm CMOS. The Proceedings of IEEE (2009)

    Google Scholar 

  11. Iyappan, P., Jamuna, P., Vijayasamundiswary, S.: Design of Analog to Digital Converter Using CMOS Logic. The Proceedings of IEEE (2009)

    Google Scholar 

  12. Yoo, J.: A TIQ based CMOS flash A/D converter for system on chip applications. A PhD Thesis in Computer Science and Engineering. The Pennsylvania State University (May 2003)

    Google Scholar 

  13. Lee, D., Yoo, J., Choi, K., Ghaznavi, J.: Fat Tree Encoder Design for Ultra High Speed Flash A/D Converters. Pennsylvania State University (2002)

    Google Scholar 

  14. Yoo, J., Choi, K., Tangel, A.: A1-GSPS CMOS Flash Analog-to-Digital Converterfor System-on-Chip Applications. Pennyslvania State University, University Park, USA

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Parvaiz Ahmad Bhat .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2013 Springer India

About this paper

Cite this paper

Bhat, P.A., Mir, R.N. (2013). Design of Low Power High Speed 4-Bit TIQ Based CMOS Flash ADC. In: Kumar M., A., R., S., Kumar, T. (eds) Proceedings of International Conference on Advances in Computing. Advances in Intelligent Systems and Computing, vol 174. Springer, New Delhi. https://doi.org/10.1007/978-81-322-0740-5_38

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-0740-5_38

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-0739-9

  • Online ISBN: 978-81-322-0740-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics