Abstract
Microtec Research, Inc. (MRI) has developed an integrated set of software tools to support both the fast generation of highly optimized code and subsequent high-level/low-level debugging of this code for embedded and native UNIX® applications. This paper discusses the global and TRON architecture-specific optimization techniques used to produce this highly space/time efficient object code. The use of optimization information to provide source-level debugging of optimized code is also discussed.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Agarwal D, Kimelman P (1988) An Adaptable High-Level Debugging Environment for Embedded Systems. In: Proceedings of BUSCON 1988, pp 223–233
Mho AV, Sethi R, Ullman JD (1985) Compilers: Principles, Techniques, and Tools. Addison-Wesley
ANSI Accredited Standards Committee X3 (1988) Draft Proposed American National Standards for Information Systems - Programming Language C. The American National Standards Institute. Washington, D.C.
Bigazzi A, Lillge JE, Jaskolski DE (1988) An Integrated Software Development Toolkit for the GMICR0/200. In: Sakamura K (ed) TRON Project 1988. Springier-Verlag, pp 363–380
Chaitin GJ, Auslander MA, Chandra AK, Cocke J, Hopkins ME, and Markstein PW (1981) Register Allocation via Coloring. Computer Languages 6: 47–57
Chaitin GJ (1982) Register Allocation & Spilling via Graph Coloring. In: Proceedings of the SIGPLAN ‘82 Symposium on Compiler Construction, pp 98–105
Chow FC (1983) A Portable Machine Independent Global Optimizer - Design and Measurements. Computer Systems Laboratory Technical Note No. 83–254. Stanford University
Chow FC, Hennessy JL (1984) Register Allocation by Priority-Based Coloring. In: Proceedings of the SIGPLAN ‘84 Symposium on Complier Construction, pp 222–232
Fischer CN, LeBlanc, Jr. RJ (1988) Crafting a Compiler. Benjamin Cummings 319
Ghiassi M (1987) Validating Optimizing Compilers. In: Proceedings of the 1987 IEEE/WESCON Conference 31 (2), 1–13
Gibbons PB, Muchnick SS (1986) Efficient Instruction Scheduling for a Pipelined Architecture. 1986 ACM
Gircys GR (1988) Understanding and Using COFF. O’Reilly and Associates, Inc.
Hennessy JL, Cross TR (1983) Postpass Code Optimization of Pipeline Constraints. ACM Trans on Programming Language and System 5 (3): 422–448
IEEE Trial Use Standard for Microprocessor Universal Format for Object Modules (IEEE Std 695) (1985) IEEE Technical Committee on Microcomputers and Microprocessors of the IEEE Computer Society
Sakamura K (1987) TRON VLSI CPU: Concepts and Architecture. In: Sakamura K (ed) TRON Project 1987. Springer-Verlag
Sites RL (1979) Machine Independent Register Allocation. 1979 ACM
Zellweger PT (1983) An Interactive High-Level Debugger for Control-Flow Optimized Programs. In: Proceedings of the SIGPLAN ‘83 Software Engineering Symposium on High-Level Debugging
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1988 Springer-Verlag Tokyo
About this paper
Cite this paper
Agarwal, D., Wang, FH., Ghiassi, M. (1988). Generation and Debugging of Optimized Code for the TRON Architecture. In: Sakamura, K. (eds) TRON Project 1989. Springer, Tokyo. https://doi.org/10.1007/978-4-431-68102-1_19
Download citation
DOI: https://doi.org/10.1007/978-4-431-68102-1_19
Publisher Name: Springer, Tokyo
Print ISBN: 978-4-431-68104-5
Online ISBN: 978-4-431-68102-1
eBook Packages: Springer Book Archive