Abstract
Verification is a process to prove the correctness of the design of a system referring the design information to requirements specification, and test is a process to prove that a system in its actual embodiment in either prototype or real product performs up to the description of the specification. Whatever functions, performance, or dependability may have been conceived, designed, and built into a system, one can be certain that the actual product exhibits such properties only to the extent that the design has been verified and the product has been tested. In reality, comprehensive coverage of verification and test over ramified combination of functionalities, use cases, and operational conditions becomes increasingly more difficult as systems become more complex. The verification and test are thus very important for assuring system’s quality. This chapter addresses some of the key issues of verification and test of electronic systems that use VLSIs as essential components with an emphasis on dependability. Section 11.1 is an overview of the issues and discusses the metrics of verification and test coverage. Section 11.2 addresses two topics: detection of errors in logic design and formal verification, the latter being a method to verify logic design by mathematical reasoning. Section 11.3 introduces the use of Built-in Self-Test (BIST) method to monitor circuit delays in a VLSI precisely enough to be able to predict failures due to device degradation in operation. Section 11.4 proposes a way to accurately measure the delays in the presence of temperature and voltage variation experienced in the field.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language, IEEE Std 1800 TM-2012, Chaps. 16, 19 (2012)
IEEE Standard for Property Specification Language (PSL), IEEE Std 1850TM-2005 (2005), pp. 101–111
M. Fahim Ali, A. Veneris, A. Smith, S. Safarpour, R. Drechsler, M. Abadir, Debugging sequential circuits using Boolean satisfiability, in IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004 (2004), pp. 204–209
S. Jo, T. Matsumoto, M. Fujit, SAT-based automatic rectification and debugging of combinational circuits with LUT insertions. Test Symposium (ATS), 2012 IEEE 21st Asian (2012), pp. 19–24
M. Fujita, S. Jo, S. Ono, T. Matsumoto, Partial synthesis through sampling with and without specification. ICCAD 2013, 787–794 (2013)
M. Janota, J. Marques-Silva, Abstraction-based algorithm for 2QBF, in Theory and Applications of Satisfiability Testing (SAT) 2011. Lecture Notes in Computer Science, vol. 6695 (2011) pp. 230–244
M. Janota, W. Klieber, J. Marques-Silva, E. Clarke, Solving QBF with counterexample guided refinement, in Theory and Applications of Satisfiability Testing (SAT) 2012. Lecture Notes in Computer Science, vol. 7317 (2012), pp. 114–128
A. Ling, P. Singh, S.D. Brown, FPGA logic synthesis using quantified boolean satisfiability. SAT 2005, 444–450 (2005)
A.S.-Lezama, L. Tancau, R. Bodik, S.A. Seshia, V.A. Saraswat, Combinatorial sketching for finite programs. ASPLOS (2006), pp. 404–415
M.S. Abadir, J. Ferguson, T.E. Kirkland, Logic design verification via test generation. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 7(1), 138–148 (1988)
A. Biere, PicoSAT essentials. J. Satisfiability, Boolean Model. Comput. (JSAT) (2008), pp. 75–97
R. Brayton, A. Mishchenko, ABC: an academic industrial-strength verification tool. Comput. Aided Verif. 6174, 24–40 (2010)
AIGER, http://fmv.jku.at/aiger/
Icarus Verilog, http://iverilog.icarus.com/
Y. Sato, S. Kajihara, T. Yoneda, K. Hatayama, M. Inoue, Y. Miura, S. Untake, T. Hasegawa, M. Sato, K. Shimamura, DART: dependable VLSI test architecture and its implementation, in Proceedings IEEE International Test Conference (2012), p. 15.2
Y. Sato, S. Hamada, T. Maeda, A. Takatori, Y. Nozuyama, S. Kajihara, Invisible delay quality-SDQM model lights up what could not be seen, in Proceedings IEEE International Test Conference 2005 (IEEE, 2005) p. 47.1
M. Inoue, A. Taketani, T. Yoneda, H. Fujiwara, Test pattern ordering and selection for high quality test set under constraints. IEICE Trans. Inf. Syst. 95(12), 3001–3009 (2012)
T. Yoneda, I. Inoue, A. Taketani, H. Fujiwara, Seed ordering and selection for high quality delay test, in Proceedings IEEE Asia Test Symposium (ATS) 2010 (IEEE, 2010), pp. 313–318
TetraMAX ATPG User Guide, Version C-2009.06-SP2 (2009)
S.A. Bota, J.L. Rossello, C.D. Benito, A. Keshavarzi, J. Sequra, Impact of thermal gradients on clock skew and testing. IEEE Des. Test Comput. 23(5), 414–424 (2006)
Y. Li, O. Mutlu, S. Mitra, Operating system scheduling for efficient online self-test in robust systems, in Proceedings International Conference on Computer-Aided Design (ICCAD ’09) (Nov 2009), pp. 201–208
A.B. Baba, S. Mitra, Testing for transistor aging, in Proceedings VLSI Test Symposium (VTS ’09) (May 2009), pp. 215–220
T. Yoneda, M. Inoue, Y. Sato, H. Fujiwara, Thermal-uniformity-aware X-filling to reduce temperature-induced delay variation for accurate at-speed testing, in Proceedings VLSI Test Symposium (VTS ’10) (Apr 2010), pp. 188–193
T. Yoneda, M. Nakao, M. Inoue, Y. Sato, H. Fujiwara, Temperature-variation-aware test pattern optimization, in European Test Symposium (ETS ’11) (May 2011), p. 214
P. Girard, Survey of low-power testing of VLSI circuits. IEEE Des. Test Comput. 19, 80–90 (2002)
Y. Yamato, et al., A fast and accurate per-cell dynamic IR-drop estimation method for at-speed scan test pattern validation, in Proceedings International Test Conference (ITC ’12), paper 6.2 (2012)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Japan KK, part of Springer Nature
About this chapter
Cite this chapter
Fujita, M. et al. (2019). Test Coverage. In: Asai, S. (eds) VLSI Design and Test for Systems Dependability. Springer, Tokyo. https://doi.org/10.1007/978-4-431-56594-9_11
Download citation
DOI: https://doi.org/10.1007/978-4-431-56594-9_11
Published:
Publisher Name: Springer, Tokyo
Print ISBN: 978-4-431-56592-5
Online ISBN: 978-4-431-56594-9
eBook Packages: EngineeringEngineering (R0)