Skip to main content
SpringerLink
Log in

On Evolvable Hardware

  • Chapter
Soft Computing in Industrial Electronics

Part of the book series: Studies in Fuzziness and Soft Computing ((STUDFUZZ,volume 101))

Abstract

Electronic circuit production is a significant industry. Ever more complex behaviors are being demanded from electronic circuits, fuelled by relentless improvements in circuit embodiment technologies. Consequently a bottleneck is developing at the point of circuit design. Traditional circuit design methodologies rely on rules that have been developed over many decades. However the need for human input to the increasingly complex design process means that modern circuit production takes one of two paths. The first is to employ more designers with greater expertise. This is expensive. The second is to simplify circuit design by imposing greater and greater abstraction to the design space. An example of this is the use of hardware description languages. This results in mounting waste of potential circuit behavior.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Andersen P. (1998) Evolvable hardware: Artificial evolution of hardware circuits in Simulation and Reality, M.Sc. Thesis, University of Aarhus, Denmark.

    Google Scholar 

  2. Arslan T. and Horrocks D.H. (1995), The design of analogue and digital filters using genetic algorithms, Proc. of the 15th SARAGA Colloquium on Digital and Analogue Filters and Filtering Systems pp. 2/1 – 2/5, London, U.K.

    Google Scholar 

  3. Banzhaff W., Nordin P., Keller E., and Francone F.D. (1998), Genetic Programming Morgan-Kaufmann, San Francisco, CA, U.S.A.

    Book  Google Scholar 

  4. Bentley P.J. and Kumar S. (1999), Three ways to grow designs: A comparison of evolved embryogenies for a design problem, Proc. of the Genetic and Evolutionary Computation Conf Orlando, FL, U.S.A., pp.35–43.

    Google Scholar 

  5. Brooks R. A. (1991), Intelligence without representation, Artificial Intelligence J. 47, pp. 139–159.

    Article  Google Scholar 

  6. Cliff D., Harvey I., and Husbands P. (1993), Explorations in evolutionary robotics, Adaptive Behaviour 2, 1, pp.73–110.

    Article  Google Scholar 

  7. Coello C.A., Christiansen A.D and Hernández Aguirre A. (2000), Using evolutionary techniques to automate the design of combinational circuits, International Journal of Smart Engineering System Design , 2, no. 4, pp. 229–314.

    Google Scholar 

  8. Damiani E., Liberali V. and Tettamanzi A.G.B. (2000), Dynamic optimisation of nonlinear feed-forward circuits, Proc. of the 3rd Int. Conf. on Evolvable Systems Edinburgh, U.K., pp. 41–50.

    Google Scholar 

  9. de Garis H. (1994), An Artificial Brain: ATR’s CAM-Brain Project Aims to Build/Evolve an Artificial Brain with a Million Neural Net Modules Inside a Trillion Cell Cellular Automata Machine, New Generation Computing J. 12, no. 2, pp. 215–221.

    Article  Google Scholar 

  10. de Jong, K.A. (2001), Evolutionary Computation MIT Press, Cambridge, MA, U.S.A.

    Google Scholar 

  11. Flockton S.J. and Sheehan K. (1999), A system for Intrinsic Evolution of Linear and Non-linear Filters, Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware Pasadena, CA, U.S.A, pp.93–100.

    Google Scholar 

  12. Fukunaga A. and Stechert A. (1998), Evolving nonlinear predictive models for lossless image compression with genetic programming, Proc. of the 3rd Annual Genetic Programming Conf Madison, WI, U.S. A, pp. 95–102.

    Google Scholar 

  13. Girau B., Marchal P., Nussbaum P., and Tisserand A. (1999), Evolvable platform for array processing: A one-chip approach, Proc. of the 7th Int. Conf. on Microelectronics for Neural, Fuzzy and Bio-inspired Systems Granada, Spain, pp. 187–193.

    Google Scholar 

  14. Gockel N., Drechsler R. and Becker B. (1997), A multi-layer detailed routing approach based on evolutionary algorithms, Proc. of the IEEE Int. Conf on Evolutionary Computation Indianapolis, IN, U.S.A., pp. 557–562.

    Google Scholar 

  15. Goldberg D.E. (1989), Genetic Algorithms in Search, Optimization and Machine Learning Addison-Wesley, Reading, MA, U.S.A.

    MATH  Google Scholar 

  16. Goldberg D.E., Deb K., and Korb B. (1991), Don’t worry, be messy, Proc. of the 4th Int. Conf. on Genetic Algorithms and their Applications San Diego, CA, U.S.A., pp. 24–30.

    Google Scholar 

  17. Gordon D.F. and des Jardins M. (1995), Machine Learning J. 20, pp. 1–17.

    Google Scholar 

  18. Grimbleby J.B. (2000), Automatic analogue circuit synthesis using genetic algorithms, IEE Proc. — Circuits Devices, Systems 147, no. 6, pp. 319–323.

    Article  Google Scholar 

  19. Hamilton A., Papathanasiou K., Tamplin M., and Brandtner T. (1998), Palmo: Field programmable analogue and mixed-signal VLSI for evolvable hardware, Proc. of the 2nd Int. Conf on Evolvable Systems Lausanne, Switzerland, pp. 335–344.

    Google Scholar 

  20. Harvey I. (1991), Species adaptation genetic algorithms: The basis for a continuing SAGA, Proc. of the 1st European Conf. on Artificial Life Paris, Franc, pp. 346–354.

    Google Scholar 

  21. Harvey I and Thompson A. (1996), Through the labyrinth evolution finds a way: A silicon ridge, Proc. of the 1st Int. Conf. on Evolvable Systems Tsukuba, Japan, pp. 406–422.

    Google Scholar 

  22. Hemmi H., Mizoguchi J., and Shimohara K. (1996), Evolving large scale digital circuits, Proc. of the 5th Int. Workshop on the Synthesis and Simulation of Living Systems Nara, Japan, pp. 168–173.

    Google Scholar 

  23. Higuchi T., Iba H., and Manderick B. (1994), Evolvable hardware, in Massively Parallel Artifical Intelligence MIT Press, Cambridge, MA, U.S.A., pp. 398–421.

    Google Scholar 

  24. Higuchi T., Iwata M., Kajitani I., Iba H., Hirao Y., Manderick B., and Furuya T. (1996), Evolvable hardware and its applications to pattern recognition and fault-tolerant systems, in Towards Evolvable Hardware: The Evolutionary Engineering Approach Sanchez E. and Tomassini M. (Eds.), Springer-Verlag, Berlin, Germany, pp. 118–135.

    Chapter  Google Scholar 

  25. Hirst A.J. (1996), Notes on the evolution of adaptive hardware, Proc. of Adaptive Computing in Engineering Design and Control Plymouth, UK, pp. 212–219.

    Google Scholar 

  26. Holdsworth B. (1993), Digital Logic Design Butterworth-Heinemann, Oxford, UK.

    Google Scholar 

  27. Hollingworth G., Smith S., and Tyrrell A. (2000), The safe intrinsic evolution of Virtex devices, Proc. of the 2nd NASA/DoD Workshop on Evolvable Hardware Palo Alto, CA, U.S.A.

    Google Scholar 

  28. Hollingworth G., Smith S. and Tyrell A. (2000), The intrinsic evolution of Virtex devices through Internet reconfigurable logic, Proc. of the 3rd Int. Conf on Evolvable Systems Edinburgh, UK, pp. 72–79,

    Google Scholar 

  29. Huynen M.A., Stadler P.F., and Fontana W. (1996), Smoothness within ruggedness: The role of neutrality in adaptation, Proc. of the National Academy of Science 93, 397–401.

    Article  Google Scholar 

  30. Heyworth K. (1998), The “modeling clay” approach to bio-inspired electronic Hardware, Proceedings of the Second International Conference on Evolvable Systems: From Biology to Hardware Lausanne, Switzerland, pp. 248–255.

    Google Scholar 

  31. Imamura K., Foster J. A. and Krings A.W. (2000), The test vector problem and limitations to evolving digital circuits, Proc. of the 2nd NASA/DoD Workshop on Evolvable Hardware Palo Alto, CA, U.S.A, pp.75–79.

    Google Scholar 

  32. Iwata M., Kajitani I., Yamada H., Iba H., and Higuchi T. (1996), A pattern recognition system using evolvable hardware, Proc. of the 4th Int. Conf on Parallel Problem Solving from Nature Berlin, Germany, pp. 761–770.

    Google Scholar 

  33. Job D., Shankararaman V., and Miller J.F. (1999), Hybrid AI techniques for software design, Proc. of the 11th Int. Conf. on Software Engineering and Knowledge Engineering Kaiserslautern, Germany, pp. 315–319.

    Google Scholar 

  34. Kajitani I., Hoshino T., Iwata M., and Higuchi T. (1996), Variable length chromosome GA for evolvable hardware, Proc. of the 3rd Int. Conf on Evolutionary Computation Nagoya, Japan, pp. 443–447.

    Google Scholar 

  35. Kajitani I., Hoshino T., Nishikawa D., Yokoi H., Nakaya S., Yamauchi T., Inuo T., Kajihara N., Iwata M., Keymeulen D. and Higuchi T. (1998), A gate-level EHW chip: implementing GA Operations and reconfigurable hardware on a single LSI, Proc. of the 2nd Int. Conf. on Evolvable Systems Lausanne, Switzerland, pp. 1–12.

    Google Scholar 

  36. Kalganova T., Miller J.F., and Lipnitskaya N., (1998), Multiple valued combinational Circuits Synthesised using Evolvable Hardware Approach, Proc. of the 7th Workshop on Post-Binary Ultra Large Scale Integration Systems Fukuoka, Japan.

    Google Scholar 

  37. Kalganova T. and Miller J.F. (1999), Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness, Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware Pasadena, CA, U.S.A, pp. 54–63.

    Google Scholar 

  38. Kauffman S. and Levin S. (1987), Towards a general theory of adaptive walks on rugged landscapes, J. of Theoretical Biology 128 pp.11–45.

    Article  MathSciNet  Google Scholar 

  39. Keymeulen D., Iwata M., Kuniyoshi Y. and Higuchi T. (1998), Comparison between an off-line model-free and an on-line model-based evolution applied to a robotics navigation system using evolvable hardware, Proc. of the 6th Int. Conf. on Artificial Life Los Angeles, CA, U.S.A. pp. 109–209.

    Google Scholar 

  40. Kitano H. (1998), Building complex systems using developmental process: An engineering approach, Proc. of the 2nd Int. Conf on Evolvable Systems Lausanne, Switzerland, pp. 218–229.

    Google Scholar 

  41. Koza J., Bennett F. H, III, Andre D., and Keane M.A. (1999), Genetic Programming III Morgan-Kauffmann, San Francisco, CA, U.S.A.

    MATH  Google Scholar 

  42. Langeheine J., Foiling S., Keir K., and Schemmel J. (2000), Towards a silicon primordial sourp: A fast approach to hardware evolution with a VLSI transistor array, Proc. of the 3rd Int. Conf. on Evolvable Systems Edinburgh, UK, pp. 123–132.

    Google Scholar 

  43. Layzell P. (1999), Reducing hardware evolution’s dependency on FPGAs, Proc. of the 7th Int. Conf. on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems Granada, Spain, pp. 171–178.

    Google Scholar 

  44. Layzell P. (1999), Inherent qualities of circuits designed by artificial evolution: A preliminary study of populational fault tolerance, Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware Pasadena, CA, U.S.A, pp. 85–86.

    Google Scholar 

  45. Layzell P. and Thompson A. (2000), Understanding inherent qualities of evolved circuits: Evolutionary history as a predictor of fault tolerance, Proc. of the 3rd Int. Conf. on Evolvable Systems Edinburgh, UK, pp. 133–144.

    Google Scholar 

  46. Levi D. and Guccione S.A. (1999), Genetic FPGA: Evolving stable circuits on mainstream FPGA devices, Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware Pasadena, CA, U.S.A, pp. 12–17.

    Google Scholar 

  47. Levi D. (2000), HereBoy: A fast evolutionary algorithm, Proc. of the 2nd NASA/DoD Workshop on Evolvable Hardware Palo Alto, CA, U.S.A, pp. 17–24.

    Google Scholar 

  48. Liu W., Murakawa M., and Higuchi T. (1996), ATM cell scheduling by function level evolvable hardware, Proc. of the 1st Int. Conf. on Evolvable Systems Tsukuba, Japan, pp. 180–192.

    Google Scholar 

  49. Lohn J.D. and Columbano S.P. (1998), Automated analog circuit synthesis using a linear representation, Proc. of the 2nd Int. Conf on Evolvable Systems Lausanne, Switzerland, pp. 125–133.

    Google Scholar 

  50. Lohn J.D., Haith G.L., Colombano S.P. and Stassinopoulos D. (1999), A comparison of dynamic fitness schedules for evolutionary design of amplifiers, Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware Pasadena, CA, U.S.A, pp.87–92.

    Google Scholar 

  51. Louis S.J. and Rawlins G.J.E. (1991), Designer genetic algorithms: Genetic algorithms in structure design, Proc. of the 4th Int. Conf. on Genetic Algorithms San Diego, CA, U.S.A., pp. 53–60.

    Google Scholar 

  52. Manovit C, Aporntewan C, and Chongstitvatana P. (1998), Synthesis of synchronous sequential logic circuits from partial input/output sequences, Proc. of the 2nd Int. Conf. on Evolvable Systems Lausanne, Switzerland, pp.98–105.

    Google Scholar 

  53. Masner J., Cavalieri J., Frenzel J., and Foster J. (1999), Representation and robustness for evolved sorting networks, Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware Pasadena, CA, U.S.A, pp.255–261.

    Google Scholar 

  54. Mazumder P. and Rudnick E. M. (1999), Genetic Algorithms for VLSI Design, Layout and Test Automation Prentice-Hall, Upper Saddle River, NJ, U.S.A.

    Google Scholar 

  55. Miller J.F., Kalganova T., Lipnitskaya N., and Job D. (1999), The genetic algorithm as a discovery engine: Strange circuits and new principles, Proc. of the AISB Symposium on Creative Evolutionary Systems Edinburgh, UK, pp. 65–74.

    Google Scholar 

  56. Miller J.F., Job D., and Vassilev V. K. (2000), Principles in the evolutionary design of digital circuits - Part I, Genetic Programming and Evolvable Machines 1, no. 1/2, pp. 7–35.

    Article  MATH  Google Scholar 

  57. Miller J.F., Job D., and Vassilev V. K. (2000), Principles in the evolutionary design of digital circuits — Part II, Genetic Programming and Evolvable Machines 1, no. 3, pp. 259–288.

    Article  MATH  Google Scholar 

  58. Miller J.F. and Thomson P. (1995), Combinational and sequential logic optimisation using genetic algorithms, Proc. of the 1st Int. Conf on Genetic Algorithms in Engineering Systems: Innovations and Applications Sheffield, UK, pp. 34–38.

    Google Scholar 

  59. Miller J.F. and Thomson P. (1998), Aspects of digital evolution: Evolvability and architecture, Proc. of the 5th Int. Conf. on Parallel Problem Solving in Nature Amsterdam, The Netherlands, pp. 927–936.

    Google Scholar 

  60. Miller J.F. and Thomson P. (1998), Aspects of digital evolution: Geometry and learning, Proc. of the 2nd Int. Conf on Evolvable Systems Lausanne, Switzerland, pp. 25–35.

    Google Scholar 

  61. Miller J.F. and Thomson P. (1998), Evolving digital electronic circuits for real-valued function generation using a genetic algorithm, Proc. of the 3rd Annual Conf. on Genetic Programming San Francisco, CA, U.S.A, pp. 863–868.

    Google Scholar 

  62. Miller J.F., Thomson P., and Fogarty T.C. (1997), Designing electronic circuits using evolutionary algorithms. Arithmetic circuits: A case study, in Genetic Algorithms and Evolution Strategies in Engineering and Computer Science: Recent Advancements and Industrial Applications Quagliarella D., Periaux J., Poloni C, and Winter G. (Eds.), John Wiley & Sons, London, UK.

    Google Scholar 

  63. Mitchell M. (1998), An Introduction to Genetic AlgorithmsMIT Press, Cambridge MA, U.S.A.

    MATH  Google Scholar 

  64. Mitchell T.M. (1997), Machine Learning McGraw-Hill, London, UK.

    MATH  Google Scholar 

  65. Moreno J.M., Madreñas J., Faura J., Canto E., Cabestany J., and Insenser J.M. (1998), Feasible evolutionary and self-repairing hardware by means of the dynamic reconfiguration capabilities of the FIPSOC devices, Proc. of the 2nd Int. Conf. on Evolvable Systems Lausanne, Switzerland, pp. 345–355.

    Google Scholar 

  66. Murakawa M., Yoshizawa S., Adachi T., Suzuki S., Takasuka K., Iwata M., and Higuchi T. (1998), Analog EHW chip for intermediate frequency filters, Proc. of the 2nd Int. Conf. on Evolvable Systems Lausanne, Switzerland, pp. 134–143.

    Google Scholar 

  67. Murakawa M., Yoshizawa S., Kajitani I., Furuya T., Iwata M., and Higuchi T. (1996), Hardware evolution at function level, Proc. of the 4th Conf. on Parallel Problem Solving from Nature Berlin, Germany, pp. 62–71.

    Google Scholar 

  68. Murakawa M., Yoshizawa S., Kajitani I., Yao X., Kajihara N., Iwata M., and Higuchi T. (1999), The GRD chip: Genetic reconfiguration of DSPs for neural network processing, IEEE Trans, on Computers 48, no. 6, pp. 628–639.

    Article  Google Scholar 

  69. Ortega C. and Tyrrell A. (1999), Biologically inspired fault-tolerant architectures for real-time control applications, Control Engineering Practice 7, no. 5, pp. 673–678.

    Article  Google Scholar 

  70. Pollack J.B., Lipson H., Ficici S., Funes P., Hornby G., and Watson R. (2000), Evolutionary techniques in physical robotics, Proc. of the 3rd Int. Conf. on Evolvable Systems Edinburgh, UK, pp. 175–186.

    Google Scholar 

  71. Rendell, L. (1987), Similarity-based learning and its extensions, Computational Intelligence 3, pp. 241–266.

    Article  Google Scholar 

  72. Rosenman, M. (1997), The generation of form using an evolutionary approach, in Evolutionary Algorithms in Engineering Applications Dasgupta D. and Michalewicz (Eds.), Springer-Verlag, pp. 69–86.

    Google Scholar 

  73. Rumelhart, D.E., Widrow B., and Lehr M. (1994), The basic ideas in neural networks, Communications of the ACM 37, no. 3, pp. 87–92.

    Article  Google Scholar 

  74. Salami M., Murakawa M. and Higuchi T. (1996), Data compression based on evolvable hardware, Proc. of the 1st Int. Conf. on Evolvable Systems Tsukuba, Japan, pp. 169–179.

    Google Scholar 

  75. Salami M., Sakanashi H., Tanaka M., Iwata M., Kurita T., and Higuchi T. (1998), Online compression of high precision printer images by evolvable hardware, Proc. of the Data Compression Conf Los Alamitos, CA, U.S.A. pp. 219–228.

    Google Scholar 

  76. Sechen C. (1988), VLSI Placement and Global Routing Using Simulated Annealing Kluwer Academic Publishers, Boston MA, U.S.A.

    Book  Google Scholar 

  77. Stoica A., Fukunaga A., Hayworth K., and Salazar-Lazaro C. (1998), Evolvable hardware for space applications, Proc. of the 2nd Int. Conf on Evolvable Systems Lausanne, Switzerland, pp. 166–173.

    Google Scholar 

  78. Stoica A., Keymeulen D., Tawel R., Salazar-Lazaro C, and Li W. (1999), Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital CMOS Circuits, Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware Pasadena, CA, U.S.A, pp. 76–85.

    Google Scholar 

  79. Stoica A., Zebulum R., and Keymeulen D., (2000), Mixtrinsic evolution, Proc. of the 3rd Int. Conf on Evolvable Systems Edinburgh, UK, pp. 208–217.

    Google Scholar 

  80. Thompson A. (1996), Silicon evolution, Proc. of the 1st Annual Conf. on Genetic Programming Stanford, CA, U.S.A., pp. 444–452.

    Google Scholar 

  81. Thompson A. (1997), Evolving inherently fault-tolerant systems, Proc. of Institution of Mechanical Engineers 211, Part I, pp. 365–371.

    Google Scholar 

  82. Thompson A. (1998), Hardware Evolution Springer-Verlag, London, UK.

    Book  Google Scholar 

  83. Thompson A. (1998), On the automatic design of robust electronics through artificial evolution, Proc. of the 2nd Int. Conf. on Evolvable Systems Lausanne, Switzerland, pp. 13–25.

    Google Scholar 

  84. Thompson A., Harvey I. and Husbands P. (1996), Unconstrained evolution and hard consequences, in Towards Evolvable Hardware: the evolutionary engineering approach Sanchez E. and Tomassini M. (Eds.), Springer-Verlag, Berlin, Germany, pp. 136–165.

    Chapter  Google Scholar 

  85. Thompson A. and Layzell P. (1999), Analysis of unconventional evolved electronics, Communications of the ACM 42, no. 4, pp. 71–79.

    Article  Google Scholar 

  86. Thompson A. and Layzell P. (2000), Evolution of robustness in an electronics design, Proc. of the 3rd Int. Conf on Evolvable Systems Edinburgh, UK, pp. 218–228.

    Google Scholar 

  87. Thompson A. and Wasshuber C. (2000), Design of single electron systems through artificial evolution, Int. J. of Circuit Theory and Applications 28, no. 6, pp. 585–599.

    Article  Google Scholar 

  88. Torresen J. (1998), A divide and conquer approach to evolvable hardware, Proc. of the 2nd Int. Conf. on Evolvable Systems Lausanne, Switzerland, pp.57–65.

    Google Scholar 

  89. Torresen J. (2000), Possibilities and limitations of applying evolvable hardware to real-world applications, Proc. of the 10th Int. Conf. on Field Programmable Logic and Applications Villach, Austria, pp. 230–239.

    Google Scholar 

  90. Torresen J. (2000), Scalable evolvable hardware applied to road image recognition, Proc. of the 2nd NASA/DoD Workshop on Evolvable Hardware Palo Alto, CA, U.S. A, pp. 245–252.

    Google Scholar 

  91. Tufte G. and Haddow P.C. (1999), Prototyping a GA pipeline for complete hardware evolution, Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware Pasadena, CA, U.S.A, pp. 18–25.

    Google Scholar 

  92. Vassilev V. and Miller J.F. (2000), Embedding landscape neutrality to build a bridge from the conventional to a more efficient three-bit multiplier circuit, Proc. of the Genetic and Evolutionary Computation Conf Las Vegas, NV, U.S.A.

    Google Scholar 

  93. Vassilev V. and Miller J.F. (2000), The advantages of landscape neutrality in digital circuit evolution, Proc. of the 3rd Int. Conf on Evolvable Systems Edinburgh, U.K., pp. 252–263.

    Google Scholar 

  94. Vassilev V., Miller J.F., and Fogarty T.C. (1999), On the nature of two-bit multiplier landscapes, Proc. of the 1st NASA/DoD Workshop on Evolvable Hardware Pasadena, CA, U.S.A, pp. 36–45.

    Google Scholar 

  95. Yao X. and Higuchi T. (1996), Promises and challenges of evolvable hardware, Proc. of the 1st Int. Conf. on Evolvable Systems Tsukuba, Japan, pp. 55–78.

    Google Scholar 

  96. Yih J.S. and Mazumder P. (1990), A neural network design for circuit partitioning, IEEE Trans, on Computer Aided Design 9no. 10, pp. 1265–1271.

    Article  Google Scholar 

  97. Zebulum R.S., Aurélio Pacheo M., and Vellasco M. (1996), Evolvable systems in hardware design: Taxonomy, survey and applications, Proc. of the 1st Int. Conf. on Evolvable Systems Tsukuba, Japan, pp. 344–358.

    Google Scholar 

  98. Zebulum R.S., Aurélio Pacheo M., and Vellasco M. (1997) Increasing length genotypes in evolutionary electronics, Proc. of the 7th Int. Conf. on Genetic Algorithms East Lansing, MI, U.S.A.

    Google Scholar 

  99. Zebulum R.S., Aurélio Pacheo M., and Vellasco M. (1998), Analog circuits evolution in extrinsic and intrinsic modes, Proc. of the 2nd Int. Conf. on Evolvable Systems Lausanne, Switzerland pp. 154–165.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. University College London, UK

    G. W. Timothy Gordon & J. Peter Bentley

Authors
  1. G. W. Timothy Gordon
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. J. Peter Bentley
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Gordon, G.W.T., Bentley, J.P. (2002). On Evolvable Hardware. In: Soft Computing in Industrial Electronics. Studies in Fuzziness and Soft Computing, vol 101. Physica, Heidelberg. https://doi.org/10.1007/978-3-7908-1783-6_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-7908-1783-6_8

  • Publisher Name: Physica, Heidelberg

  • Print ISBN: 978-3-7908-2513-8

  • Online ISBN: 978-3-7908-1783-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation