Abstract
This paper major discusses using Petri net to model the control structure of instructions while branch occur. Branch instructions can reduce the performance of pipelined processors by interrupting the steady flow of instructions into the pipelined one’s. In this paper, we describe a Petri nets based methodology for modeling and evaluation branch control of pipelined processors. A general purpose Petri nets simulator has been developed using trace-driven approach, SES/workbench. Using this simulator, the execution of the Petri nets models of some sub-models have been simulated. In this paper, we only concern on the scheme that makes the Petri nets to model the branch control for pipelined processors, and to compare the performance and cost/performance ratio (CPR) of the pipelined processors with/without branch target buffer.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
L. Anneberg and M. Singh,“Petri Net Approach to Software Development Under Pipeline and Parallel Processing Architecture,” IEEE 1990, pp. 653–656.
J. A. Fisher and S. M. Freudenberger, “Predicting Conditional Branch Directions From Previous Runs of a Program,” ACM Computer, 1992, pp. 85–94.
M. J. Flynn, “Computer Architecture Pipelined and Parallel Processor Design,” Jones and Bartlett Publishers, Inc., 1995.
J. L. Hennessy and D. A. Patterson, “Computer Architecture a Quantitative Approach,” Morgan Kaufmann Publishers, Inc., 2nd, 1955.
L. M. Kristensen, and S. Christensen,“The practitioner’s Guide to Coloured Petri Nets,” The Journal of STTT, Feb. 1998, pp. 98–132.
J. K. F. Lee and A. J. Smith, “Branch Prediction Strategies and Branch Target Buffer Design, ” IEEE Computer, January 1984, pp. 6–22.
M. K. Molloy, “Performance Analysis Using Stochastic Petri Nets,” IEEE Transaction on Computer, Vol. C-39, No. 9, Sept. 1982, pp. 913–917.
T. Murata, “Petri Nets: Properties, Analysis and Applications,” Proceedings of the IEEE, Vol. 77, No. 4, Aril 1989, pp. 541–580.
C. A. Petri, “Communication with Automate”, New York: Griffiss Air Force Base, Tech. Rep. RADC-TR-65–377, Vol. 1, and September 1996.
C. H. Perleberg and A. J. Smith, “Branch Target Buffer Design and Optimization,” IEEE Transactions on Computer, Vol. 42, No. 4, April 1993, pp. 396–412.
R. R. Razouk, “The Use of Petri Nets for Modeling Pipelined Processors,” On Proceeding of the 5th ACM/IEEE Design Automation Conference, 1988, pp. 548–553.
A. Semenov, A. M. Kolemans, L. Lloyd, and A. Yakovlev, “Designing an Asynchronous Processor Using Petri Nets,” IEEE Micro, March/April 1997, pp. 54–64.
SES/Workbench, “SES/Workbench User’s Menu,” Scientific and Engineering Software, Inc., 1996.
A. Zimmermann, J. Freiheit, and G Hommel, “Discrete Time Stochastic Petri Nets for Modeling and Evaluation of Real-Time Systems,” On Proceedings 15th International Parallel and Distributed Processing Symposium. 2001, pp. 1069–1074.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2002 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tu, JF., Wang, LH. (2002). Using Petri Nets for Modeling Branch Control of Pipelined Processors. In: Abraham, A., Köppen, M. (eds) Hybrid Information Systems. Advances in Soft Computing, vol 14. Physica, Heidelberg. https://doi.org/10.1007/978-3-7908-1782-9_47
Download citation
DOI: https://doi.org/10.1007/978-3-7908-1782-9_47
Publisher Name: Physica, Heidelberg
Print ISBN: 978-3-7908-1480-4
Online ISBN: 978-3-7908-1782-9
eBook Packages: Springer Book Archive