Abstract
The IBM suite of TCAD tools for semiconductor process and device modeling is described. The series includes FEDSS for process modeling, FIELDAY for device modeling, FOXi/FIERCE for resistance and capacitance calculation, EXCALIBR and MGP for compact device model generation, and SEMM for soft-error failure probability prediction. Comprising the VATS series of tools, the programs interact through a common database representation, are accessible via a graphics-user-interface WIZARD, and provide for inputs, outputs, and meshing through a number of pre- and post-processor programs.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
R.W. Knepper, S.P. Gaur, F.Y. Chang, and G.R. Srinivasan, “Advanced bipolar transistor modeling: Process and device simulation tools for today’s technology”, IBM J. R & D, Vol. 29, No. 3, pp. 218–228, May 1985.
R.R. O’Brien, C.M. Hsieh, J.S. Moore, R.F. Lever, P.C. Murley K. W. Brannon, G. R. Srinivasan, and R. W. Knepper, “Two-dimensional process modeling: A description of the SAFEPRO program”, IBM J. R & D, Vol. 29, No. 3, pp. 229–241, May 1985.
S.P. Gaur, P.A. Habitz, Y.J. Park, R.K. Cook, Y.S. Huang, and L.F. Wagner, “Two-Dimensional Device Simulation Program: 2DP”, IBM J R & D, Vol. 29, No. 3, pp. 242–251, May 1985.
F.Y. Chang and L.F. Wagner, “The generation of three-dimensional bipolar transistor models for circuit analysis”, IBM J R & D, Vol. 29, No. 3, pp. 252–262, May 1985.
R.W. Knepper, “Problems in High Performance Bipolar Device Modeling”, Proc of the 1987 IEEE Bipolar Circuits and Technology Meeting, pp. 1–4, September 1987.
E. Rorris, R.R. O’Brien, F.F. Morehead, R.F. Lever, J.P. Peng, and G.R. Srinivasan, “A New Approach to the Simulation of the Coupled Point-Defects and Impurity Diffusion”, IEEE Trans CAD, vol. 9, pp. 1114–1122, October 1990.
R.W. Knepper, “Modeling Advanced Bipolar Devices for High Performance Applications”, 1990 IEEE IEDM Technical Digest, pp. 177–180, December 1990.
E.M. Buturla and P.E. Cottrell, “Two-Dimensional Finite Element Analysis of Semiconductor Transport Phenomena”, Int. Conf. on Numerical Methods in Electric and Magnetic Field Problems, Santa Margherita, Liguria, Italy, June 1976.
E.M. Buturla, P.E. Cottrell, B.M. Grossman, and K.A. Salsburg “Finite-Element Analysis of Semiconductor Devices: The FIELDAY Program”, IBM J. R & D, vol. 25, pp. 218–231, 1981.
K.A. Salsburg, P. E. Cottrell, and E. M. Buturla, “FIELDAY Finite Element Device Analysis”, Proc of the NATO Advanced Study Institute Course on Process and Device Simulation, Urbino, Italy, July 1982.
K.A. Salsburg and H.H. Hansen, “FEDSS-Finite Element Diffusion Simulation System”, IEEE Trans. Electron Devices ED-30, p. 1004, Sept. 1983.
L. Borucki, H. Hansen, and K. Varahramyan, “FEDSS-A 2D semiconductor fabrication process simulator”, IBM J of R & D, Vol. 29, No. 3, pp. 263–276, May 1985.
P.E. Cottrell and E.M. Buturla, “VLSI Wiring Capacitance” IBM J. R & D, vol. 29, no. 3, pp. 277–288, May 1985.
E. Buturla, J.B. Johnson, and S. Furkay, “A New 3D Device Simulation Formulation”, NASECODE VI, Dublin, Ireland, July 1989.
D.C. Cole, E.M. Buturla, S.S. Furkay, et al., “The Use of Simulation in Semiconductor Technology Development”, Solid-State Electronics, vol. 33, no. 6, pp. 591–623, 1990.
S. Furkay, et al., “Process and Device Simulation of a BICMOS Technology”; E. Buturla and S. Furkay, “DRAM Design with an Integrated Process and Device Simulation System”; E. Buturla and S. Furkay, “3D Device Modeling Short Course”, 1992 NASECODE Conference, Vienna, Austria, May 1992.
K.H. Brown, D. A.Grose, R.C. Lange, T.H. Ning, P.A. Totta, “Advancing the state of the art in high-performance logic and array technology”, IBM J of R & D: Vol. 36, No. 5, pp. 821–828, Sept. 1992.
R.R. O’Brien, J. Peng, and C.S. Murthy, Unpublished work.
D. Chin, S.Y. Oh, and R.W. Dutton, “A General Solution Method for Two-Dimensional Nonplanar Oxidation”, IEEE Trans. Electron Devices ED-30, pp. 993 ff, 1983.
J.F. Ziegler, J.P. Biersack, and U. Littmark, “The Stopping and Range of Ions in Solids”, vol. 1, Pergamon Press, New York, 1984.
J. Slinkman and S. Furkay, Unpublished results.
W. Lee, S.E. Laux, M.V. Fischetti, G. Baccarani, A. Gnudi, J. Mandelman, J. M. C. Stork, and E. F. Crabbe, “Numerical modeling of advanced semiconductor devices”, IBM J. R & D, vol. 36, no. 2, pp. 208–232, March 1992.
D.A. Sunderland, “An Algorithm for Calibrating Computer Models from Simulated or Measured Data”, submitted for publication in IEEE Trans. CAD
M.M. Pelella, et al., “A Comparative Device and Performance Analysis Between a SiGe Epitaxial-Base HBT and a Si Double Poly I/I BJT npn Structure”, IEEE BCTM Digest of Technical Papers, pp. 46–49, October 1992.
L. Wagner and M. Pelella, unpublished results.
J. Comfort, et al., 1990 IEDM Technical Digest, p. 21; G. Patton, et al. 1990 IEDM Technical Digest, p. 13.
J. Warnock, et al., IEEE Electron Device Letters, Vol. 12, p. 315, 1991.
G.A. Sai-Halasz, M.R. Wordeman, and R.H. Dennard, “Alpha Particle-Induced Soft Error Rate in VLSI Circuits”, IEEE Trans ED, vol. 29, p. 725, 1982.
C.M. Hsieh, P.C. Murley, and R.R. O’Brien, “A Field-funneling Effect on the Collection of Alpha-particle-Generated Carriers in Silicon Devices”, IEEE Electron Device Letters, Vol. 2, No. 4, pp. 103–105, April 1981
C.M. Hsieh, P.C. Murley, and R.R. O’Brien, “Collection of Charge from Alpha-Particle Tracks in Silicon Devices”, IEEE Trans. ED, Vol. 3, No. 6, pp. 686–693, June 1983.
G. R. Srinivasan, “Modeling Methodology for Both Cosmic Rays and Alpha Particle Induced Soft Fails in Integrated Circuit Chips”, to be published.
P. C. Murley, R. R. O’Brien, H. H. K. Tang, and G. R. Srinivasan, “Soft error Monte-Carlo Model”, to be published.
L. B. Freeman, “Soft Error Rate Investigation - Critical Charge Calculations for a Bipolar Array Cell ”, to be published.
W. A. Klaasen, “Modeling Sea Level Soft Error Rate in Dynamic RAMS”, to be published.
H. H. K. Tang, G. R. Srinivasan, and N. Azziz, Phys. Rev. C, vol. 42, p. 1598, 1990.
J.K. Ousterhout, “TCL: An Embeddable Command Language”, Proc. 1990 Winter USENIX Conference, pp. 133–146, 1990.
J. K. Ousterhout, “An X11 Toolkit Based on the TCL Language”, Proc. 1991 Winter USENIX Conference, pp. 105–115, 1991.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1993 Springer-Verlag/Wien
About this paper
Cite this paper
Knepper, R.W. et al. (1993). Technology CAD at IBM. In: Fasching, F., Halama, S., Selberherr, S. (eds) Technology CAD Systems. Springer, Vienna. https://doi.org/10.1007/978-3-7091-9315-0_2
Download citation
DOI: https://doi.org/10.1007/978-3-7091-9315-0_2
Publisher Name: Springer, Vienna
Print ISBN: 978-3-7091-9317-4
Online ISBN: 978-3-7091-9315-0
eBook Packages: Springer Book Archive