Abstract
This paper presents a new approach to concurrent error detection in multiple processor systems using on-line signature analysis. In this new technique, called On-line Signature Learning and Checking (OSLC), the block identification and the reference signature generation are performed at run time. Many hardware control signals are included in the signatures, which improves the error detection coverage, and the alterations and/or extensions in the compilers, assemblers and loaders are avoided. In OSLC the signatures are stored in the local memory of a watchdog processor, the Checker, which is based on a new principle that reduces the storage requirements of control flow information to less than 2% of the signature overhead. Furthermore, the Checker is very simple and can check several processors concurrently. A demonstration system of this technique has been designed and built. Results of fault injection experiments have shown that 99.4% of instruction type faults can be detected by OSLC with a very short latency (26 μSec). The coverage for general faults is 94.5% and the average latency is 464 sec.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
D. Siewiorek and L. Lai, “Testing of digital systems,” in Proc. IEEE, pp. 1321-1333, October 1981.
D. P. Siewiorek and R. S. Swarz, The Theory and Practice of Reliable Design. Digital Equipment Corporation, Bedford, Massachusetts: Digital Press.
P. K. Lala, Fault tolerant and fault testable hardware design. New York: Prentice Hall International, 1985.
A. Daam, “The effectiveness of software error detection mechanisms in real time operating systems,” in Fault Tolerant Computer Symposium, pp. 171-176, July 1986.
A. Mahmood, “Concurrent error detection using watchdog processors — a survey,” IEEE Transactions on Computers, vol. 37, February 1988.
Namjoo, “Techniques for concurrent testing of vlsi processor,” in Proc. of the International Testing Conference, pp. 461-468, Novemeber 1982.
M. Namjoo, “Cerberus-16: An architecture for a general purpose watchdog processor,” in Digest of Papers, 13th Int. Symp. on Fault-Tolerant Computing, pp. 216-219, June 1983.
J. B. Eifert and J. P. Shen, “Asynchronous signature instructions streams,” in Proc. of 14th Int. Conf. on Fault-Tolerant Computing, pp. 20-22, June 1984.
M. A. Schuette and J. P. Shen, “Processor control flow monitoring using signatured instruction streams,” IEEE Transactions on Computers, vol. 36, March 1987.
Wilken and Shen, “Continuous signature monitoring: Efficient concurrent-detection of processor control errors,” in IEEE 18th Int. Test Conf., 1988.
J. Sosnowski, “Detection of control flow errors using signature and checking instructions,” in 18th Int. Test Conf., pp. 81-88, 1988.
S. F. Daniels, “A concurrent test technique for standard microprocessors,” in Proc. of Compcon Spring 83, pp. 389–394, 1983.
A. Mahmood, A. Ersoz, and E. J. MaCluskey, “Concurrent system level error detection using a watchdog processor,” in Proc.Int. Test Conf., pp. 145-152, November 1985.
U. Gunneflo, J. Karlsson, and T. J., “Evaluation of error detection schemes using fault injection by heavy-ion radiation,” in Fault Tolerant Computer Symp., pp. 340-347, June 1989.
M. Schmid, R. Trapp, A. E. Davidoff, and G. M. Masson, “Upset exposure by means of abstraction verification,” in Proc. of the Fault Tolerant Computing Symp., FTCS-12, pp. 237-244, June 1982.
K. Wilken and J. Shen, “Concurrent error detection using signature monitoring and encryption,” in 1st Int. Working Conference on Dependable Computers in Critical Application, August 1989.
J. P. Shen and S. P. Tomas, “A roving monitoring processor for detection of control flow errors in multiple processor systems,” Microprocessing and Microprogramming, vol. 20, pp. 249–269, 1987.
J. G. Silva and H. Madeira, “A tool for the determination of code coverage of test suits,” tech. rep., Univ. of Coimbra, October 1989.
R. Hamlet, “Testing programs to detect malicious faults,” in 2nd Int. Working Conf on Dependable Computing for Critical Applications, pp. 162-169, February 1981.
S. Rapps and W. E., “Selecting software test data using data flow information,” IEEE Transactions on Software Engineering, vol. SE-11, pp. 367–374, April 1985.
A. Mahmood and E. J. MaCluskey, “Watchdog processor: Error coverage and overhead,” in Proc. of 15th FTCS, pp. 214-219, 1985.
K. Wilken and J. P. Shen, “Embedded signature monitoring: Analysis and technique,” in Proc. of Int. Test Conf., pp. 324-333, 1987.
H. Madeira and J. G. Silva, “On-line signature learning and checking: Experimental evaluation,” in IEEE CompEuro, May 1991.
H. Madeira, G. Quadros, and J. G. Silva, “Experimental evaluation of a set of simple error detection mechanisms,” Microprocessing and Microprogramming, vol. 30, pp. 513–520, August 1990.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1992 Springer-Verlag/Wien
About this paper
Cite this paper
Madeira, H., Silva, J.G. (1992). On-Line Signature Learning and Checking. In: Meyer, J.F., Schlichting, R.D. (eds) Dependable Computing for Critical Applications 2. Dependable Computing and Fault-Tolerant Systems, vol 6. Springer, Vienna. https://doi.org/10.1007/978-3-7091-9198-9_19
Download citation
DOI: https://doi.org/10.1007/978-3-7091-9198-9_19
Publisher Name: Springer, Vienna
Print ISBN: 978-3-7091-9200-9
Online ISBN: 978-3-7091-9198-9
eBook Packages: Springer Book Archive