Advertisement

Reliable Digital Systems and Related Stanford University Research

  • E. J. McCluskey
Conference paper
Part of the Dependable Computing and Fault-Tolerant Systems book series (DEPENDABLECOMP, volume 1)

Abstract

The various types of digital system applications as they relate to the required reliability characteristics are surveyed. High quality, cost-effective repair is identified as the most pressing current technical challenge to the design of systems having the required reliability attributes. A new approach that relies on system level error detection using schemes such as watchdog processors and built-in-self-test features for diagnosis of faulty units is described. The contributions of the Center for Reliable

Computing to the field of fault-tolerant computing are briefly summarized.

Keywords

Fault Coverage Linear Feedback Shift Register Combinational Circuit Triple Modular Redundancy Reliable Computing 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [Daniels 85]
    Daniels, R. G., and W. C. Bruce, “Built-in Self-Test Trends in Motorola Microprocessors,” IEEE Design and Test, April 1985, pp. 64–71.Google Scholar
  2. [Kraft 81]
    Kraft, G. D., and W. N. Toy, Microprogrammed Control and Reliable Design of Small Computers, Prentice-Hall, Inc, Engle-wood Cliffs, NJ, 1981.Google Scholar
  3. [Sklaroff 76]
    Sklaroff, J. R., “Redundancy Management Technique for Space Shuttle Computers,” IBM Journal, Jan. 1976, pp. 20–28.Google Scholar

Bibliography of Stanford Publications

  1. [Abraham 74]
    Abraham, J. A., and D. P. Siewiorek, “An Algorithm for the Accurate Reliability Evaluation of Triple Modular Redundancy Networks,” IEEE Trans. Comput., Vol. C-23, No. 7, Jul. 1974. ( Also Dig. 1973 Int’l Symp on FTC )Google Scholar
  2. [Abraham 75]
    Abraham, J. A., “A Combinatorial Solution to the Reliability of Interwoven Redundant Logic Networks,” IEEE Trans. Comput., Vol. C-24, No. 5, pp. 578–584, May 1975.CrossRefMathSciNetGoogle Scholar
  3. [Amer 86A]
    Amer, H. H., and E. J. McCluskey, “Calculation of the Coverage Parameter for the Reliability Modeling of Fault-Tolerant Computer Systems,” IEEE Int’l Conf. on Circuits and Systems, San Jose, CA, May 5–7, 1986. (See TR. 86–1)Google Scholar
  4. [Amer 86B]
    Amer, H. H., and E. J. McCluskey, “Weighted Coverage in Fault-Tolerant Systems,” to be presented at Reliability and Maintainability Symposium, Philadelphia, PA, Jan. 1987. Andrews, D. M., A. Mahmood and E. J. McCluskey, “Dynamic Assertion Testing of Flight Control Software,” CRC TR 85–15. Andrews, D. M., and E. J. McCluskey, “The Measurement and Statistical Modeling of Computer Reliability as Affected by System Activity,” CRC TR 85–18. Andrews, D. M., A. Mahmood, and E. J. McCluskey, “A Methodology for Testing Fault-Tolerant Software,” CRC TR 85–22.Google Scholar
  5. [Andrews 85]
    Andrews, D. M., “Automation of Assertion Testing: Grid and Adaptive Techniques,” HICSS-19, Vol. 2, pp. 692–699. (CRC TR 84–12)Google Scholar
  6. [Archambeau 84]
    Archambeau, E. C., and E. J. McCluskey, “Fault Coverage of Pseudo-Exhaustive Testing,” FTCS-14, pp. 141–145. (CRC TR 84–2) (CRC TR 83–20) Archambeau, E. C., “Network Segmentation for Pseudo-Exhaustive Testing,” CRC TR 85–10.Google Scholar
  7. [Beaudry 77]
    Beaudry, M. D., “Performance Related Reliability Measures for Computing Systems,” FTCS-7, pp. 16–21. (DSL TN 101) Beaudry, M. D., “Dual Redundancy-a Survey,” DSL TN 93 (1977). Beaudry, M. D., “A Statistical Study of Service Interruptions at the SLAC Triplex Multiprocessor,” CSL TR 141 (1978).Google Scholar
  8. [Beaudry 78A]
    Beaudry, M. D., “Performance-related Reliability Measures for Computing Systems,” IEEE Trans. Comput., pp. 540–547, June 1978. (DSL TN 101)Google Scholar
  9. [Beaudry 78B]
    Beaudry, M. D., “Performance Considerations for Reliability Analysis-a Statistical Case Study,” FTCS-8, p. 198. (DSL TR 126)Google Scholar
  10. [Beaudry 79]
    Beaudry, M. D., “A Statistical Analysis of Failures in the SLAC Computing Center,” Dig., Spring C0MPC0N’79, pp. 49–52, San Francisco, CA, Feb. 26-Mar. 1, 1979. Beaudry, M. D., “Stochastic Behavior of Failures in Computing Systems,” CSL TN 172 (1980).Google Scholar
  11. [Betancourt 73]
    Betancourt, R., “Derivation of Minimum Test Sets for Unate Logic Circuits,” IEEE Trans. Comput., Vol. C-20, No. 11, pp. 1264–1269, Nov. 1973. Betancourt, R., “Computer Programs for ‘Reliability Evaluation Programs’-A Survey,” CSL TN 119 (1979).CrossRefMathSciNetGoogle Scholar
  12. [Blount 77]
    Blount, M. L., “Probabilistic Treatment of Diagnosis in Digital Systems,” FTCS-7, pp. 72–77. (DSL TR 102) Blount, M. L., A Probabilistic Model for Diagnosis in Digital Systems CSL TR 144 (1978). Blount, M. L., “On the Calculation of the Parameter Set for the Probabilistic Diagnosis Model,” CSL TN 139 (1978).Google Scholar
  13. [Blount 78]
    M. L., “Modeling of Diagnosis in Fail-Softly Computer Systems,” FTCS-8, pp. 53–58. (DSL TR 123)Google Scholar
  14. [Blount 80]
    Blount, M. L., Modeling of Diagnosis in Fail-Softly Computer Systems Design Automation & Fault-Tolerant Computing, Vol. Ill, Issue 3/4, pp. 171–189, 1980. (DSL TR 123)Google Scholar
  15. [Boute 71]
    Boute, R. T., and E. J. McCluskey, “Fault Equivalence in Sequential Machines,” Symp. on Comp. and Automata, pp. 483–507, Polytechnic Institute of Brooklyn,S Apr. 13–15 1971.Google Scholar
  16. [Boute 72]
    Boute, R. T., “Equivalence and Dominance Relations Between Output Faults in Sequential Machines,” DSL. TR. No. 38, Nov. 1972.Google Scholar
  17. [Boute 74A]
    Boute, R. T., and E. J., McCluskey, McCluskey, “Optimal and Near-Optimal Checking Experiments for Output Faults in Sequential Machines,” IEEE Trans. Comput., Vol. C-23, No. 11, pp. 1207–1213, Nov. 1974.CrossRefGoogle Scholar
  18. [Boute 74B]
    Boute, R. T., “Distinguishing Sets for Optimal State Identification in Checking Experiments,” IEEE Trans. Comput., Vol. C-23, No. 8, pp. 874–878, Aug. 1974.CrossRefGoogle Scholar
  19. [Boute 75]
    Boute, R. T., “Algebraic Properties of Testing and Diagnosing Sequences,” FTC-5, p. 242, Paris, June 18–20, 1975.Google Scholar
  20. [Bozorgui-Nesbat 80]
    Bozorgui-Nesbat, S., and E. J. McCluskey, “Structured Design for Testability to Eliminate Test Pattern Generation,” FTCS-10, pp. 158–163. (DSL TR 177)Google Scholar
  21. [Bozorgui-Nesbat 84A]
    Bozorgui-Nesbat, S., and E. J. McCluskey, “Lower Overhead Design for Testability of Programmable Logic Arrays,” ITC84, pp. 856–865. (CRC TR 84–8)Google Scholar
  22. [Bozorgui-Nesbat 84B]
    Bozorgui-Nesbat, S., and E. J. McCluskey, “Design for Delay Testing of Programmable Logic Arrays,” ICCAD84, pp. 146–148. (CRC TR 84–10) Bozorgui-Nesbat, S., “LIST and Documentation of the PLA Testability Program,” CRC TR 85–9. Bozorgui-Nesbat, S., and E. J. McCluskey, “Verification Testing of Programmable Logic Arrays,” CRC TR 85–19.Google Scholar
  23. [Bozorgui-Nesbat 86]
    Bozorgui-Nesbat, S., and E. J. McCluskey, “Lower Overhead Design for Testability of Programmable Logic Arrays,” IEEE Trans, on Comp., Vol. c-35, No. 4, pp. 379–383, April, 1986.CrossRefGoogle Scholar
  24. Butner 80] Butner, S. E. and R. K. Iyer, “A Statistical Study of Reliability and System Load at SLAC,” FTCS-10, pp. 207–209. (DSL TR 188)(DSL TN 177) Butner, S. E., “A Universal Slice Element for Triple Time Redundant Systems,” CRC TR 81–9. Butner, S. E., “Triple Time Redundancy, Fault-masking in Byte-Sliced Systems,” CRC TR 81–2.Google Scholar
  25. [Butner 81]
    Butner, S. E., “A Constructive Approach to Fault Tolerance in VLSI-Based Systems,” Proc., 1981 International Conf. on Parallel Processing, pp. 264–265, Bellaire, MI, Aug. 25–28, 1981.Google Scholar
  26. [Chen 84]
    Chen, Harry, H., R. Mathews, and J. Newkirk, “Test Generation for MOS Circuits,” 1984 Int’l Test Conference.Google Scholar
  27. [Chen 85]
    Chen, Harry, H., R. Mathews, and J. Newkirk, “An Algorithm to Generate Tests for MOS Circuits at the Switch Level,” 1985 Int’l Test Conference.Google Scholar
  28. [Chesarek 72]
    Chesarek, D. J., “Fault Detecting Experiments for Sequential Machines,” Ph. D. Dissertation, DSL Stanford Ca. 1972. Chin, C. K., and E. J. McCluskey, “Weighted Pattern Generation for Built-in Self-Test,” CRC TR 84–7.Google Scholar
  29. [Chin 85]
    Chin, C. K., and E. J. McCluskey, “Test Length for Pseudo-Random Testing,” ITC85, pp. 94–99. (CRC TR 85–14)Google Scholar
  30. [Clegg 71]
    Clegg, F. W., and E. J. McCluskey, “The Algebraic Approach to Faulty Logic Networks,” Dig. 1971 Int’l. Symp. on Fault Tolerant Computing, pp. 44–46, Pasadena, CA, Mar. 1–3, 1971.Google Scholar
  31. [Clegg 73]
    Clegg, F. W., “Use of SPOOFS for Faulty Logic Network Analysis,” IEEE Trans. Comput., Vol. C-22, No. 3, pp. 229–234, Mar. 1973. (Also Dig. 1972 Int’l. Symp. FTC) CRC Faculty and Staff, “Center for Reliable Computing,” DSL TN 112 (1977).CrossRefGoogle Scholar
  32. [Cortes 84]
    Cortes, M. L., and R. K. Iyer, “Device Failures and System Activity: A Thermal Effects Model,” FTCS-14, pp. 71–76. (CRC TR 84–2)Google Scholar
  33. [Cortes 86A]
    Cortes, M., and E. J. McCluskey, “Modeling Power-Supply Disturbances in Digital Circuits,” IEEE Int’l Solid-State Circuits Conf., Anaheim, CA, Feb. 19–21, 1986. (See TR. 86–1)Google Scholar
  34. [Cortes 86B]
    Cortes, M., E. J. McCluskey, K. D. Wagner, and D. J. Lu, “Properties of Transient Errors Due to Power Supply Disturbances,” IEEE Int’l Conf on Circuits and Systems, San Jose, CA, May 5–7, 1986. (See TR 86–1)Google Scholar
  35. [Cortes 86C]
    Cortes, M., and E. J. McCluskey, “An Experiment on Intermittent-Failure Mechanisms,” ITC 86.Google Scholar
  36. [Cortes 86D]
    Cortes, M., and E. J. McCluskey, “An Experiment on Intermittent-Failure Mechanisms,” Submitted to IEEE Trans. Reliability, 9/86.Google Scholar
  37. [Davies 78]
    Davies, D., and J. F. Wakerly, “Synchronization and Matching in Redundant Systems,” IEEE Trans. Comput., pp. 531–539, June 1978. Davies, D., “Reliable Synchronization and Matching in Redundant Systems,” CSL TR 169 (1979).Google Scholar
  38. [Dias 75]
    Dias, F. J. O., “Fault Masking in Combinational Logic Circuits,” IEEE Trans, on Comput., Vol. C-24, No. 5, May 1975. (Also FTCS-74)Google Scholar
  39. [Dias 76]
    Dias, F. J. O., “Truth-table Verification of an Iterative Logic Array,” IEEE Trans. Comput., C-25, No. 6, pp. 605–613, June 1976. DSL TN No. 94.CrossRefMathSciNetGoogle Scholar
  40. [Dong]
    Dong, H., and E. J. McCluskey, “Design of Fully Testable Programmable Logic Arrays,” CRC TR 81–20. Dong, H., and E. J. McCluskey, “Matrix Representation of PLA’s and an Application to Characterizing Errors,” CRC TR 81–11. Dong, H., and E. J. McCluskey, “Concurrent Testing of Programmable Logic Arrays,” CRC TR 82–11.Google Scholar
  41. [Dong 82]
    Dong, H., “Modified Berger Codes for Detection of Unidirectional Errors,” FTCS-12, pp. 317–320. (CRC TR 82–3) (CRC TR 81–16)Google Scholar
  42. [Dong 84]
    Dong, H., “Modified Berger Codes for Detection of Unidirectional Errors,” IEEE Trans. Comput., C-33, No. 6, pp. 572–575, June 1984. (CRC TR 82–3) (CRC TR 81–16)CrossRefGoogle Scholar
  43. [Erzos]
    Ersoz, A., D. M. Andrews, and E. J. McCluskey, “The Watchdog Task: Concurrent Error Detection Using Assertions,” CRC TR 85–8.Google Scholar
  44. [Freeman 86A]
    Freeman, G. G., “Development of Logic Level CMOS Bridging Fault Models,” CRC TR 86–10. (DSL N No. 298)Google Scholar
  45. [Freeman 86B]
    Freeman, G. G., D. Liu, B. Wooley, and E. J. McCluskey, “Two CMOS Sensors,” (CRC TR 86–4)’Google Scholar
  46. [Fregni]
    Fregni, E. and R. C. Ogus, “Error Recovery Techniques in Computer Systems: A Survey,” DSL TN 42, 1974. Fregni, E., M. D. Beaudry, and R. C. Ogus, “A Markov Model of a Reconfigurable System,” DSL TN No. 43, 1974.Google Scholar
  47. [Fu 80]
    Fu, P. L., “Consistency Unit for Fault-Tolerant Multiprocessor,” FTCS-10, pp. 363–368. (DSL TR 177) Fu, P. L., “Consistency in Interprocessor Communications for Fault-tolerant Multiprocessors,” CRC TR 81–10.Google Scholar
  48. [Hassan]
    Hassan, S. Z., “Algebraic Analysis of Parallel Signature Analyzers,” CRC TR 82–5.Google Scholar
  49. [Hassan 83A]
    Hassan, S. Z., D. J. Lu and E. J. McCluskey, “Parallel Signature Analyzers Detection Capability and Extensions,” COMP-C0NB3, pp. 440–445. (CRC TR 82–20)Google Scholar
  50. [Hassan 83B]
    Hassan, S. Z., and E. J. McCluskey, “Testing PLAs Using Multiple Parallel Signature Analyzers,” FTCS-13, pp. 422–425. (CRC TR 83–13)(CRC TR 83–3)(CRC TR 82–9)Google Scholar
  51. [Hassan 83C]
    Hassan, S. Z., “Signature Testing of Sequential Machines,” ITC83, pp. 714–718. (CRC TR 83–10)(CRC TR 82–18) Hassan, S. Z., and E. J. McCluskey, “Increasing Effective Fault Coverage of Parallel Signature Analyzers,” CRC TR 84–3.Google Scholar
  52. [Hassan 84A]
    Hassan, S. Z., and E. J. McCluskey, “Increased Fault Coverage through Multiple Signatures,” FTCS-14, pp. 354–359. (CRC TR 84–2) (CRC TR 83–17)Google Scholar
  53. [Hassan 84B]
    Hassan, S. Z., “Signature Testing of Sequential Machines,” IEEE Trans. Comput., C-33, No. 8, pp. 762–764, Aug. 1984. (CRC TR 83–10)(CRC TR 82–18)CrossRefGoogle Scholar
  54. [Hassan 84C]
    Hassan, S. Z., and E. J. McCluskey, “Pseudo-Exhaustive Testing of Sequential Machines Using Signature Analysis,” ITC84, pp. 320–326 (CRC TR 84–8)Google Scholar
  55. [Hassan 84D]
    Hassan, S. Z., and E. J. McCluskey, “Enhancing the Effectiveness of Parallel Signature Analyzers,” ICCAD84, pp. 102–104. (CRC TR 84–10)Google Scholar
  56. [Hayes 80]
    Hayes, J. P., and E. J. McCluskey, Testability Considerations in Microprocessor-Based Design, Computer, pp. 7–26, Mar. 1980. (CSL TR 179)’Google Scholar
  57. [Hirose]
    Hirose, F., and V. Singh, “McDDP, A Program for Partitioning Verification Testing Matrices,” CRC TR 81–13. Hughes, J. L. A., “A High-level Representation for Implementing Control-Flow Structures in Dataflow Programs,” CRC TR 82–4.Google Scholar
  58. [Hughes 82]
    Hughes, J. L. A., “Implementing Control-flow Structures in Dataflow Programs,” C0MPC0NS2, pp. 87–90.Google Scholar
  59. [Hughes 83]
    Hughes, J. L. A., E. J. McCluskey, and D. J. Lu, “Design of Totally Self-Checking Comparators with an Arbitrary Number of Inputs,” FTCS-13, pp. 169–172. (CRC TR 83–18)(CRC TR 83–3)Google Scholar
  60. [Hughes 83]
    Hughes, J. L. A., “Error Detection and Correction Techniques for Dataflow Systems,” FTCS-13, pp. 318–321. (CRC TR 83–3) (CRC TR 83–1)Google Scholar
  61. [Hughes 84A]
    Hughes, J. L. A., E. J. McCluskey, and D. J. Lu, “Design of Totally Self-Checking Comparators with an Arbitrary Number of Inputs,” IEEE Trans. Comput., C-33, no. 6, pp. 546–550, June 1984. (CRC TR 83-l)(CRC TR 83–3)CrossRefGoogle Scholar
  62. [Hughes 84B]
    Hughes, J. L. A., and E. J. McCluskey, “An Analysis of the Multiple Fault Detection Capabilities of Single Stuck-At Fault Test Sets,” ITC84, pp. 52–58. (CRC TR 84–8)Google Scholar
  63. [Hughes 85]
    Hughes, J. L. A., S. Mourad, and E. J. McCluskey, “An Experimental Study Comparing 74LS181 Test Sets,” COMP-C0N85, pp. 384–387. (CRC TR 84–13)Google Scholar
  64. [Hughes 86]
    Hughes, J. L. A., and E. J. McCluskey, “Multiple Stuck-At Fault Coverage of Single Stuck-At Fault Test Sets,” to be presented at ITC’86.Google Scholar
  65. [Ichizuka]
    Ishizuka, O., “Application of Multi-valued Multi-threshold Network for Realizing Unary Functions,” CRC TR 81–4.Google Scholar
  66. [Ichikawa]
    Ichikawa, M., “Constant Weight Code Generators,” CRC TR 82–7.Google Scholar
  67. [Iyer 79]
    Iyer, R. K., “On the Employment of Variance for Reliability Modeling of Fault Tolerant Systems,” FTCS-9, pp. 63–66.Google Scholar
  68. [Iyer 80]
    Iyer, R. K., “A Study of the Effect of Uncertainty in Failure Rate Prediction on System Reliability,” FTCS-10, pp. 219–224. (CSL TR 177) Iyer, R. K., S. E. Butner and E. J. McCluskey, “An Exponential Failure/Load Relationship: Results of a Multi-computer Statistical Study,” CRC TR 81–6.Google Scholar
  69. [Iyer 82A]
    Iyer, R. K., and D. J. Rossetti, “A Statistical Load Dependency Model for CPU Errors at SLAC,” FTCS-12, pp. 363–372. (CRC TR 81–19) (CRC TR 82–3)Google Scholar
  70. [Iyer 82B]
    Iyer, R. K., S. E. Butner, and E. J. McCluskey, “A Statistical Failure/Load Relationship: Results of a Multicomputer Study,” IEEE Trans. Comput., pp. 697–706, July 1982. Iyer, R. K., and D. J. Rossetti, “Hard CPU Related Failures and System Activity: Measurement and Modeling,” CRC TR 83–6. Iyer, R. K., and H. H. Amer, “Effect of Uncertainty in Failure Rate on Memory System Reliability,” CRC TR 83–9.Google Scholar
  71. [Iyer 83]
    Iyer, R. K., and D. J. Rossetti, “Permanent CPU Errors and System Activity: Measurement and Modeling,” Proc., Real-time Systems Symposium, Arlington, VA, pp. 61–72, Dec. 6–8, 1983. (CRC TR 83–11) Iyer, R. K., and P. Velardi, “A Statistical Study of Hardware-Related Software Errors in MVS,” CRC TR 84–2. (CRC TR 83–12) Iyer, R. K., and D. J. Rossetti, “Measurement and Modeling of Computer Reliability as Affected by System Activity,” CRC TR 85–21.Google Scholar
  72. [Iyer 85A]
    Iyer, R. K., and P. Velardi, “Hardware-Related Software Errors: Measurement and Analysis,” IEEE Trans. Software Engineering.Vol. SE-11, No. 2, pp. 223–230, Feb. 1985.CrossRefGoogle Scholar
  73. [Iyer 85B]
    Iyer, R. K., and D. J. Rossetti, “Effect of System Workload on Operating System Reliability: A Study on IBM 3081,” IEEE Trans. Software Engineering, Vol. SE-11, No. 12, pp. 1438–1448, Dec. 1985.CrossRefGoogle Scholar
  74. [Iyer 86]
    Iyer, R. K.,and Rossetti, D. J., “A Measurement-Based Model for Workload Dependence of CPU Errors,” IEEE Transactions on Computers, Vol. C-35, No. 6, June 1986. Khakbaz, J., “A Novel Totally-self-checking 1-out-of-n Checker,” CRC TR 81–12. Khakbaz, J., and E. J. McCluskey, “Self-testing Embedded Parity Checkers-Exhaustive XOR Gate Testing,” CRC TR 82–10.Google Scholar
  75. [Khakbaz 82A]
    Khakbaz, J., and E. J. McCluskey, “Concurrent Error Detection and Testing for Large PLA’s,” Joint Special Issue on VLSI, IEEE Trans, on Electron Devices, pp. 756–764 and IEEE J. of Solid-State Circuits, pp. 386–394, April 1982. (CRC TR 81–14)Google Scholar
  76. [Khakbaz 82B]
    Khakbaz, J., “Self-Testing Embedded Parity Trees,” FTCS-12, pp. 109–116. (CRC TR 82–3)Google Scholar
  77. [Khakbaz 82C]
    Khakbaz, J., “Totally Self-Checking Checker for 1-out-of-n Code Using Two-Rail Codes,” IEEE Trans. Comput., pp. 677–681, July 1982.Google Scholar
  78. [Khakbaz 83A]
    Khakbaz, J. and E. J. McCluskey, “Self-Testing Embedded Code Checkers,” COMPCON83, pp. 452–457. (CRC TR 83–19) (CRC TR 82–20)Google Scholar
  79. [Khakbaz 83B]
    Khakbaz, J., “A Testable PLA Design with Low Overhead and High Fault Coverage,” FTCS-13, pp. 426–429. (CRC TR82–1) (CRC TR 83–3)Google Scholar
  80. [Khakbaz 84A]
    Khakbaz, J., “A Testable PLA Design with Low Overhead and High Fault Coverage,” IEEE Trans. Comput., C-33, No. 8, pp. 743–745, Aug 1984. (CRC TR 82-l) (CRC TR 83–3)CrossRefGoogle Scholar
  81. [Khakbaz 84B]
    Khakbaz, J., and E. J. McCluskey, “Self-testing Embedded Parity Checkers,” IEEE Trans. Comput., C-33, No. 8, pp. 753–756, Aug. 1984.CrossRefGoogle Scholar
  82. [Khakbaz 85A]
    Khakbaz, J., and E. J. McCluskey, “Concurrent Error Detection and Testing for Large PLA’s,” DIGITAL VLSI SYSTEMS, M. I. Elmasry, ed., pp. 494–502, IEEE Press, New York, 1985. (Reprinted from IEEE Trans. Electron Devices, Vol. ED-29, April 1982, pp. 756–764.) (CRC TR 81–14)Google Scholar
  83. [Khakbaz 85B]
    Khakbaz, J., and S. Bozorgui-Nesbat, “Minimizing Extra Hardware for Fully Testable PLA Design,” Proc., IEEE Int’l Conf. on Computer-Aided Design, Santa Clara, CA, pp. 102–104, Nov. 18–21, 1985.Google Scholar
  84. [Kiryukhin 78]
    Kiryukhin, V. V., and A. M. Chernykh, “A Quadruple-Computer Redundant Type Fault-Tolerant System,” USA-Japan, pp. 374–377.Google Scholar
  85. [Khodadad-Mostashiry]
    Khodadad-Mostashiry, B., “Break Fault in Circuits with Parity Prediction,” CSL TN 183 (1980).Google Scholar
  86. [Khodadad-Mostashiry 79]
    Khodadad-Mostashiry, B., “Parity Prediction in Combinational Circuits,” (FTCS-9), pp. 185–188, Madison, WI, June 20–22, 1979. (CSL TR 151)Google Scholar
  87. [Kolupaev 76]
    Kolupaev, S., “Cascade Structures in Self-Checking Networks,” DSL TN No. 108, Apr. 1976.Google Scholar
  88. [Kolupaev 77]
    Kolupaev, S., “Cascade Structure in Self-checking Networks,” FTCS-7, pp. 150–154.Google Scholar
  89. [Liu 86]
    Liu, D., and E. J. McCluskey, “Design of CMOS VLSI Circuits for Testability,” Proc. of the IEEE 1986 Custom Integrated Circuits Conf., May 12–15, Rochester, NY, pp. 421–424, 1986. (See TR 86–1)Google Scholar
  90. [Losq 74]
    Losq, J., “Redundant Scheme for Optimum Multiple Fault Tolerance,” DSL TN No. 33, Jan. 1974.Google Scholar
  91. [Losq 75]
    Losq, J., “Influence of Fault-Detection and Switching Mechanisms on the Reliability of Stand-By Systems,” FTCS-5, pp. 81–86, June 1975.Google Scholar
  92. [Losq 76A]
    Losq, J., “Multiple Failures and Redundant Systems,” Digest of 1976 Johns Hopkins Conf. on Information Sciences and Systems, pp. 52–57, Baltimore, MD, April 1976.Google Scholar
  93. [Losq 76B]
    Losq, J., “Referenceless random testing,” FTCS-6, pp. 108–113.Google Scholar
  94. [Losq 76C]
    Losq, J., “A Highly Efficient Redundancy Scheme: Self-purging Redundancy,” IEEE Trans. Comput., C-25, No. 6, pp. 269–278, June 1976. Losq, J., “Effects of Failures on Performance of Gracefully Degradable Systems,” DSL TN 103 (1976).CrossRefGoogle Scholar
  95. [Losq 77A]
    Losq, J., “Effects of Failures on Gracefully Degradable Systems,” FTCS-7, pp. 29–34.Google Scholar
  96. [Losq 77B]
    Losq, J., “Efficiency of Compact Testing for Sequential Circuits,” FTCS-7, pp. 168–174. (DSL TN 104)Google Scholar
  97. [Losq 78]
    Losq, J., “Enumeration of the Critical Fault Patterns in Fault-Tolerant Computer Systems,” FTCS-8, pp. 31–36. (CSL TN 128)Google Scholar
  98. [Losq 78]
    Losq, J., “Fault-Tolerant Communication Networks for Computer Networks,” FTCS-8, p. 204. (CSL TN 127)Google Scholar
  99. [Losq 78]
    Losq, J., “Efficiency of Random Compact Testing,” IEEE Trans. Comput., pp. 516–525, June 1978.Google Scholar
  100. [Losq 78B]
    Losq, J., “Testing for Intermittent Failures in Combinational Circuits,” USA-Japan, pp. 165–170.Google Scholar
  101. [Lu78]
    Lu, D. J., “Quantitative Comparison of Self-Checking Circuit Designs,” DSL TN 130 (1977). Lu, D. J., “Structural Integrity Checking,” CSL TN 149 (1978).Google Scholar
  102. [Lu 78]
    Lu, D. J., “Quantitative Comparison of Self-checking Circuit Designs: Definitions and an Example for Linear Feedback Shift Registers,” FTCS-8, p. 221.Google Scholar
  103. [Lu 80]
    Lu, D. J., Self-Checking Linear Feedback Shift Registers, (CSL TN 177).Google Scholar
  104. [Lu 80]
    Lu, D. J., “Watchdog Processors and VLSI,” Proc., 1980 National Electronics Conf., pp. 240–245, Chicago, IL, Oct. 27–28, 1980. (CSL TN 179)Google Scholar
  105. [Lu 80]
    Lu, D. J., E. J. McCluskey, and M. Namjoo, “Summary of Structural Integrity Checking,” Proc., Distributed Data Acquisition, Computing, and Control Symposium, pp. 107–109, Miami Beach, FL, Dec. 3. (CSL TN 181) Lu, D. J., “Quantitative Measures and Figures of Merit for Self-checking Circuits,” CRC TR 81–8. Lu, D. J., “Testing VHSIC Devices,” CRC TR 82–15.Google Scholar
  106. [Lu 83]
    Lu, D. J., and E. J. McCluskey, “Recurrent Test Patterns,” ITC83, pp. 76–82. (CRC TR 83–10)Google Scholar
  107. [Lu 84]
    Lu, D. J., and E. J. McCluskey, “Quantitative Evaluation of Self-Checking Circuits,” IEEE Trans. Computer-Aided Design, CAD-3, No. 2, pp. 150–155, Apr. 1984.CrossRefGoogle Scholar
  108. [Lu 85]
    Lu, D. J., “Watchdog Processors and Structural Integrity Checking,” Reliable Distributed System Software, J. A. Stanko-vic, ed., pp. 208–212, IEEE Computer Society Press, Silver Spring, Maryland, 1985. (Reprinted from IEEE Trans. Comput., Vol. C-31, No. 7, pp. 681–685, 1982. ) (CRC TR 81–5) Mahmood, A., E. J. McCluskey and D. J. Lu “Concurrent Fault Detection Using a Watchdog Processor and Assertions,” CRC TR 83–10. (CRC TR 83–16) Mahmood, A., and E. J. McCluskey, “Concurrent Error Detection Using Watchdog Processors-A Survey,” CRC TR 85–7.Google Scholar
  109. [Mahmood 84]
    Mahmood, A., D. M. Andrews, and E. J. McCluskey “Writing Executable Assertions to Test Flight Software,” Eighteenth Annual Asilomar Conference on Circuits, Systems, and Computers, Pacific Grove, CA, Nov. 5–7, 1984. (CRC TR 84–14)Google Scholar
  110. [Mahmood 84]
    Mahmood, A., D. M. Andrews, and E. J. McCluskey “Executable Assertions and Flight Software,” DASC, pp. 346–351. (CRC TR 84–1 l)(CRC TR 84–16)Google Scholar
  111. [Mahmood 85A]
    Mahmood, A., and E. J. McCluskey, “Watchdog Processors: Error Coverage and Overhead,” FTCS-15, pp. 214–219. (CRC TR 84–15)Google Scholar
  112. [Mahmood 85B]
    Mahmood, A., A. Ersoz, and E. J. McCluskey, “Concurrent System-Level Error Detection Using a Watchdog Processor,” ITC85, pp. 145–152. (CRC TR 85–11)Google Scholar
  113. [McCluskey 71A]
    McCluskey, E. J., “Test and Diagnosis Procedures for Digital Networks,” Computer, Vol. 4, No. 1, pp. 17–20, Jan. /Feb, 1971.CrossRefGoogle Scholar
  114. [McCluskey 71B]
    McCluskey, E. J., and F. W. Clegg, “Fault Equivalence in Combinational Logic Networks,” IEEE Trans. Comput., Vol. C-20, No. 11, pp. 1286–1293, 1971.CrossRefMathSciNetGoogle Scholar
  115. [McCluskey 74]
    McCluskey, E. J., “Probability Models for Logic Networks,” Proc. of the Fourth Manitoba Conf. on Numerical Mathematics, pp. 21–28, Winnipeg, Canada, Oct. 2–5, 1974.Google Scholar
  116. [McCluskey 75]
    McCluskey, E. J., and R. C. Ogus, “Survey of Computer Reliability Studies,” Electro-Technology, pp. 82–95, Dec. 1975.Google Scholar
  117. [McCluskey 76]
    McCluskey, E. J., “A Survey of Research at the Center for Reliable Computing, Stanford University,” J. of Design Automation and Fault-Tolerant Computing, Vol. 1, No. 1, pp. 85–90, Oct. 1976. (DSL TN 96)MathSciNetGoogle Scholar
  118. [McCluskey 77]
    McCluskey, E. J., and R. C. Ogus, “Comparative Architecture of High Availability Computer Systems,” Dig., Fourteenth IEEE Comp. Society Int’l Conf. (COMPCON’77 Spring), pp. 289–293, San Francisco, CA, Feb. 28-March 3, 1977. (DSL TN 107) McCluskey, E. J., “Reliability and Computer Architecture,” DSL TN 122 (1976).Google Scholar
  119. [McCluskey 78A]
    McCluskey, E. J., K. P. Parker, and J. Shedletsky, “Boolean Network Probabilities and Network Design,” IEEE Trans. Comput., pp. 187–189, Feb. 1978.Google Scholar
  120. [McCluskey 78B]
    McCluskey, E. J., “Design for Maintainability and Testability,” Proc., Government Microcircuit Applications Conference, pp. 44–47, Monterey, CA, Nov. 14–16, 1978. (CSL TN 145)Google Scholar
  121. [McCluskey 79]
    McCluskey, E. J., “Testing and Diagnosis of Logic,” Proc., Euro/IFIP 79, pp. 735–738, London, England, Sep. 25–28, 1979.Google Scholar
  122. [McCluskey 80A]
    McCluskey, E. J., and S. Bozorgui-Nesbat, “Design for Autonomous Test,” Proc., 1980 Test Conf., Philadelphia, PA, pp. 11–13, Nov. 11–13, 1980. (CRC TR 81–1)Google Scholar
  123. [McCluskey 80B] McCluskey, E. J., “Reliable Computing Systems” Proc., International Computer Symposium 1980, pp. 714–723, Taipei, Republic of China, Dec. 16–18, 1980. (CSL TN 182)
    McCluskey, E. J., “Testing Digital Circuits and Systems,” CSL TN 166 (1979). McCluskey, E. J., “Fault-tolerant Computing Systems,” CSL TN 170 (1979). McCluskey, E. J., “Testing VHSIC Devices,” CRC TR 81–3.Google Scholar
  124. [McCluskey 81 A]
    McCluskey, E. J., and J. F. Wakerly, “A Circuit For Detecting and Analyzing Temporary Failures,” Proc., COMPCON Spring 1981, pp. 317–321, San Francisco, CA, Feb. 24–26, 1981. (CSL TN 178)Google Scholar
  125. [McCluskey 81B]
    McCluskey, E. J., and S. Bozorgui-Nesbat, “Design for Autonomous Test,” IEEE Trans. Comput., pp. 866–875, Nov. 1981. (CRC TR 81–1)Google Scholar
  126. [McCluskey 82A]
    McCluskey, E. J., “Fault Tolerant Systems,” Journal, Information Processing Society in Japan, Vol. 23, No. 4, pp. 378–385, April 1982. (CRC TR 82–1)Google Scholar
  127. [McCluskey 82B]
    McCluskey, E. J., “Verification Testing,” Proc., 19th Design Automation Conf., Las Vegas, NV, pp. 495–500, June 14–16, 1982. (CRC TR 81–7)Google Scholar
  128. [McCluskey 82C]
    McCluskey, E. J., “Built-in Verification Test,” ITC82, pp. 183–190.Google Scholar
  129. [McCluskey 83]
    McCluskey, E. J., “Design for Testability Survey,” Proc., Bias Microelettronica, Sec. 4, Milan Italy, Feb. 23–25, 1983. McCluskey, E. J., D. J. Lu, S. Bozorgui-Nesbat, and A. Mahmood, “Testing VHSIC Devices,” CRC TR 84–1.Google Scholar
  130. [McCluskey 84A]
    McCluskey, E. J., “Pseudo-Exhaustive Testing for VLSI Devices” ATE Silicon Valley Conf., San Mateo, CA, pp. IV-5-IV-21, Apr. 10–12, 1984. (CRC TR 84–6)Google Scholar
  131. [McCluskey 84B]
    McCluskey, E. J., “Verification Testing-A Pseudoex-haustive Test Technique,” IEEE Trans, mput., C-33, No. 6, pp. 541–546, June 1984. (CRC TR 83–8)CrossRefGoogle Scholar
  132. [McCluskey 84C]
    McCluskey, E. J., “VLSI Design for Testability,” 1984 Symposium on VLSI Technology, San Diego, CA, Sep. 10–12, 1984. (CRC TR 84–4)(CRC TR 84–11)Google Scholar
  133. [McCluskey 84D]
    McCluskey, E. J., “Built-in Self Test Architectures,” Academic Curriculum Forum, ITC84, pp. 4–6. (CRC TR 84–8)Google Scholar
  134. [McCluskey 84E]
    McCluskey, E. J., “Testing Semi-Custom Logic” Wescon/84, Anaheim, CA, paper 31/4, Oct. 30-Nov. 2, 1984. (CRC TR 84–9)Google Scholar
  135. [McCluskey 84F]
    McCluskey, E. J., “VLSI Design for Testability,” DASC pp. 523 530. (CRC TR 84–4)(CRC TR 84–11)Google Scholar
  136. [McCluskey 84G]
    McCluskey, E. J., “A Survey of Design for Testability Scan Techniques,” VLSI Design, vol. V, No. 12, pp. 38–61, Dec. 1984.Google Scholar
  137. [McCluskey 85A]
    McCluskey, E. J., “Hardware Fault Tolerance,” COMPCON 85, pp. 260–263. (CRC TR 84–13)Google Scholar
  138. [McCluskey 85B]
    McCluskey, E. J., “Testable IC Design,” Proc., Automated Design and Engineering for Electronics (ADEE) Conf., pp. 252–260, Anaheim, CA, Feb. 26–28, 1985. (CRC TR 85–2)Google Scholar
  139. [McCluskey 85C]
    McCluskey, E. J., “Built-in Self-Test Techniques,” IEEE Design & Test of Computers, pp. 21–28, April 1985.Google Scholar
  140. [McCluskey 85D]
    McCluskey, E. J., “Built-in Self-Test Structures,” IEEE Design & Test of Computers, pp. 29–36, April 1985.Google Scholar
  141. [McCluskey 85E]
    McCluskey, E. J., Testing Semi-Custom Logic, Semiconductor International, pp. 118–123, Sept. 1985.Google Scholar
  142. [McCluskey 86A]
    McCluskey, E. J., Logic Design Principles, Prentice-Hall Inc., Englewood Cliffs, N. J., 1986.Google Scholar
  143. [McCluskey 86B]
    McCluskey, E. J., “Comparing Causes of IC Failure,” New Directions for IC Testing, March 18–20, 1986, Victoria, B. C. Canada. ( See TR 86–2 )Google Scholar
  144. [McCluskey 86C]
    McCluskey, E. J., “Design for Testability,” in Fault-Tolerant Computing, Vol. 1, Chap. 2, D. K. Pradhan ed., Prentice-Hall Inc., Englewood Cliffs, N. J., 1986.Google Scholar
  145. [Mei 70]
    Mei, K. C. Y., “Fault Dominance in Combinational Circuits,” DSL TN No. 2, Aug. 1970.Google Scholar
  146. [Mei 73]
    Mei, K. C. Y., “Bridging and Stuck-At Faults,” 1973 Intl. Symp. on Fault Tolerant Computing, IEEE Publication No. 73CH0772–4C, pp. 91–94, 1973.Google Scholar
  147. [Mei 74]
    Mei, K. C. Y., “Bridging and Stuck-At Faults,” IEEE Trans. Comput., Vol. C-23, No. 7, pp. 720–727, July 1974. Min, Y., “Generating a Complete Test for Programmable Logic Arrays (PLAs),” CRC TR 83–4. Min, Y., “A Unified Fault Model for Programmable Logic Arrays,” CRC TR 83–5.Google Scholar
  148. [Mitarai 72]
    Mitarai, H., “Design of a Parallel Encoder/Decoder for the Hamming Code, Using ROM,” First USA-Japan Computer Conf., Tokyo, Oct. 1972.Google Scholar
  149. [Mitarai 75]
    Mitarai, H., “ROM Micro-Reduction Techniques,” Dig. Second USA-Japan Computer Conf., Tokyo, Aug. 1975. [Mourad 86A] Mourad, S., “Multiple Fault Detection in Parity Trees,” Digest of Papers, COMPCON’86, San Francisco, March 1986.Google Scholar
  150. [Mourad 86B]
    Mourad, S., J. L. A. Hughes, and E. J. McCluskey, “Stuck at Fault Detection in Parity Trees,” Proc. of Fault-Tolerant Systems and Diagnostics, p. 142–147, Brno, Czechoslovakia, June 1986.Google Scholar
  151. [Mourad 86C]
    Mourad, S., J. L. A. Hughes, and E. J. McCluskey, “Effectiveness of Single Stuck-At Fault Tests in Detecting Multiple Faults,” IJCM 86.Google Scholar
  152. [Mourad 86D]
    Mourad, S.,J. L. A. Hughes, and E. J. McCluskey, “Stuck-At Faults in Detecting Multiple Faults,” IEEE Trans. Comput., July, 1986. (FJCC 86) Mourad, S., and D. Andrews, “On the Reliability of the IBM/MVS/XA,” CRC TR 85–1. Mourad, S., J. L. A. Hughes, and E. J. McCluskey, “Stuck-At Fault Detection in Parity Trees,” CRC TR 85–23.Google Scholar
  153. [Mourad 85]
    Mourad, S., and D. M. Andrews, “The Reliability of the IBM MVS/XA Operating System,” FTCS-15, pp. 93–98. (CRC TR 85–3) Namjoo, M., and E. J. McCluskey, “Watchdog Processors and Detection of Malfunctions at the System Level,” CRC TR 81–17. Namjoo, M., “Concurrent Testing Using Path Signature Analysis,” CRC TR 82–16.Google Scholar
  154. [Namjoo 82A]
    Namjoo, M., “Design of Concurrently Testable Microprogrammed Control Units,” Proc., Micro-15 Workshop, Palo Alto, CA, pp. 173–180, Oct. 4–7, 1982. (CRC TR 82–6)(CRC TR 82–14)Google Scholar
  155. [Namjoo 82B]
    Namjoo, M., “Techniques for Concurrent Testing of VLSI Processor Operation,” ITC82, pp. 461–468. (CRC TR 82–13)Google Scholar
  156. [Namjoo 83]
    Namjoo, M., “Cerberus-16: An Architecture for a General Purpose Watchdog Processor,” FTCS-13, pp. 216–219. (CRC TR 83–3)(CRC TR 82–19) Nassar, F. A., and D. M. Andrews, “A Methodology for Analysis of Failure Prediction Data,” CRC TR 85–4, CRC TR 85–20.Google Scholar
  157. [Ogus 73]
    Ogus, R. C., and J. F. Wakerly, “Fault-Tolerant Design of Minicomputers,” Proc., Symp. on Minicomputers, South African Council for Automation and Computation, Pretoria, South Africa, Sept. 1973.Google Scholar
  158. [Ogus 74A]
    Ogus, R. C., “Fault Tolerance of the Iterative Cell Array Switch For Hybrid Redundancy,” IEEE Trans. Comput., Vol. C-23, No. 7., pp. 667–681, July, 1974. DSL TR No. 65.Google Scholar
  159. [Ogus 74B]
    Ogus, R. C., “The Probability of a Correct Output from a Combinational Circuit,” FTC-4.Google Scholar
  160. [Ogus 75]
    Ogus, R. C., “The Probability of a Correct Output from a Combinational Circuit,” IEEE Trans. Comput., Vol. C-24, pp. 534–544, May 1975. Owicki, S. S., “Specifications and Proofs for Abstract Data Types in Concurrent Programs,” DSL TR 133 (1977). Owicki, S. S., “Verifying Concurrent Programs with Shared Data Classes,” DSL TR 147 (1977).Google Scholar
  161. [Parker 72]
    Parker, K. P., “Off Line Diagnostics for ILLIAC IV,” Vol. 1, IAC Document UG-I4300-0000-a, NASA/Ames Institute for Advanced Computation, Moffett Field, CA Nov. 1972.Google Scholar
  162. [Parker 73]
    Parker, K. P., “Probabilistic Test Generation,” DSL TN No. 18, June 1973.Google Scholar
  163. [Parker 74]
    Parker, K. P., and E. J. McCluskey, “Analysis of Logic Circuits with Faults Using Input Signal Probabilities,” FTC-4, pp. 1–8 to 1–13, June 1974.Google Scholar
  164. [Parker 75A]
    Parker, K. P., and E. J. McCluskey, “Analysis of Logic Circuits with Faults Using Input Signal Probabilities,” IEEE Trans. Comput., pp. 573–578, May 1975.Google Scholar
  165. [Parker 75B]
    Parker, K. P., and E. J. McCluskey, “Probabilistic Treatment of General Combinational Networks,” IEEE Trans. Comput., pp. 668–670, June 1975.Google Scholar
  166. [Parker 75]
    Parker, K. P., and E. J. McCluskey, “Sequential Circuit Output Probabilities from Regular Expressions,” DSL TN No. 93, June 1975.Google Scholar
  167. [Parker 76A]
    Parker, K. P., “Adaptive Random Test Generation,” J. of Design Automation and Fault-Tolerant Computing, Vol. 1, No. 1, pp. 62–83 Oct. 1976. (DSL TN 109)Google Scholar
  168. [Parker 76B]
    Parker, K. P., “Compact Testing: Testing with Compressed Data,” FTCS-6, pp. 93–98.Google Scholar
  169. [Parker 78]
    Parker, K. P., and E. J. McCluskey, “Sequential Circuit Output Probabilities from Regular Expressions,” IEEE Trans. Comput., pp. 222–231, Mar. 1978.Google Scholar
  170. [Pierce 61]
    Pierce, W. H., “Improving the Reliability of Digital Systems by Redundancy and Adaption,” SEL TR 1552–3, July 17, 1961.Google Scholar
  171. [Pradhan]
    Pradhan, D. K., “Design of Easily Testable Sequential Machines Using Extra Inputs,” CSL TN 173 (1980).Google Scholar
  172. [Reese 73]
    Reese, R. D., and E. J. McCluskey, “A Gate Equivalent Model for Combinational Logic Network Analysis,” FTCS-3, pp. 79–84, 1973. Rossetti, D. J. and T. H. Bredt, “The Design and Implementation of an Operating System Tracer,” DSL TN 97 (1977). Rossetti, D. J., and R. K. Iyer, “A Software System for Reliability and Workload Analysis,” CRC TR 81–18. Rossetti, D. J., and R. K. Iyer, “Analysis of Software Related Failures on the IBM 3081: Relationship with System Utilization,” CRC TR 82–8.Google Scholar
  173. [Rossetti 82]
    Rossetti, D. J., and R. K. Iyer, “Software Related Failures on the IBM 3081: A Relationship with System Utilization,” Proc., C0MPSAC82, pp. 45–54, Chicago, IL, Nov. 10–12, 1982.Google Scholar
  174. [Savir 74]
    Savir, J., “Fault Detection in Modular Combinational Networks,” Dec. 1974.Google Scholar
  175. [Savir 77]
    Savir, J., “Optimal Random Testing of Single Intermittent Failures in Combinational Circuits,” FTCS-7, pp. 180–185. (DSL TN 105) Savir, J., “Detection of Single Faults in Modular Combinational Networks,” DSL TN 136 (1977). Savir, J., “Detection of Intermittent Faults in Sequential Circuits,” CSL TR 120 (1978).Google Scholar
  176. [Savir 78A]
    Savir, J., “Testing For Multiple Intermittent Failures in Combinational Circuits by Maximizing the Probability of Fault Detection,” FTCS-8, p. 212. (DSL TR 146)Google Scholar
  177. [Savir 78B]
    Savir, J., “Testing for Intermittent Failures in Combinational Circuits by Minimizing the Mean Testing Time for a Given Test Quality,” USA-JAPAN, pp. 155–161. (DSL TR 148)Google Scholar
  178. [Savir 78C]
    Savir, J., “Model and Random-Testing Properties of Intermittent Faults in Combinational Circuits,” Design Automation & Fault-Tolerant Computing, pp. 215–230, 1978. (DSL TN 118)Google Scholar
  179. [Savir 80A]
    Savir, J., “Testing for Single Intermittent Failures in Combinational Circuits by Maximizing the Probability of Fault Detection,” IEEE Trans. Comput., pp. 410–416, May 1980. (DSL TR 146)Google Scholar
  180. [Savir 80B]
    Savir, J., “Syndrome-Testable Design of Combinational Circuits,” IEEE Trans. Comput., pp. 442–451, June 1980. (CSL TR 157)Google Scholar
  181. [Shedletsky 75A]
    Shedletsky, J. J., A Rationale for the Random Testing of Combinational Digital Circuits, COMPCON-East, Washington D. C., Sept. 9–11, 1975.Google Scholar
  182. [Shedletsky 75B]
    Shedletsky, J. J., and E. J. McCluskey, “The Error Latency of a Fault in a Sequential Digital Circuit,” FTCS-5.Google Scholar
  183. [Shedletsky 76A]
    Shedletsky, J. J., “A Rollback Interval for Networks with an Imperfect Self-checking Property,” FTCS-6, pp. 163–168.Google Scholar
  184. [Shedletsky 76B]
    Shedletsky, J. J., and E. J. McCluskey, “The Error Latency of a Fault in a Sequential Digital Circuit,” IEEE Trans. Comput., C-25, No. 6, pp. 655–659, June 1976.CrossRefMathSciNetGoogle Scholar
  185. [Shedletsky 77]
    Shedletsky, J. J., “Comment on the Sequential and Indeterminate Behavior of an End-Around-Carry Adder,” IEEE Trans. Comput., pp. 271–272, March 1977.Google Scholar
  186. [Shedletsky 77]
    Shedletsky, J. J., “Random Testing: Practicality vs. Verified Effectiveness,” FTCS-7, pp. 175–179.Google Scholar
  187. [Shedletsky 78]
    Shedletsky, J. J., “Error Correction by Alternate-Data Retry,” IEEE Trans. Comput., pp. 106–112, Feb. 1978. (DSL TN 113). Siewiorek, D. P., “An Improved Reliability Model for NMR,” DSL TR No. 24, 1971.Google Scholar
  188. [Siewiorek 71]
    Siewiorek, D. P., “A Unifying Perspective of Fault Tolerant Computer Techniques,” DSL TN No. 14, Dec. 1971.Google Scholar
  189. [Siewiorek]
    Siewiorek, D. P., Optimum Design of Self-Diagnosable Systems, DSL.Google Scholar
  190. [Siewiorek 73A]
    Siewiorek, D. P., and E. J. McCluskey, “An Iterative Cell Switch Design for Hybrid Redundancy,” IEEE Trans. Comput., Vol. C-22, No. 3, pp. 290–297, Mar. 1973. (Also DSL TR No. 20, 1971 )Google Scholar
  191. [Siewiorek 73B]
    Siewiorek, D. P., and E. J. McCluskey, “Switch Complexity in Systems with Hybrid Redundancy,” IEEE Trans. Comput., Vol. C-22, No. 3, pp. 276–282, Mar. 1973.CrossRefGoogle Scholar
  192. [Siewiorek 74]
    Siewiorek, D. P., Reliability Modeling of Compensating Module Failures in Majority Voted Redundancy, IEEE Trans. Comput., Vol. C-24, No. 5, pp. 525–534, May 1975. (Also FTC4)Google Scholar
  193. [Sun 84]
    Sun, Z., and L. -T. Wang, “Self-Testing of Embedded RAMs,” ITC84, pp. 148–156. (CRC TR 84–8)Google Scholar
  194. [Svobodova 73]
    Svobodova, L., “Measuring Computer System Utilization with a Hardware and a Hybrid Monitor,” ACM SICME Performance Evaluation Review, No. 4, pp. 20–34, 1973.CrossRefGoogle Scholar
  195. [Svobodova 73]
    Svobodova, L., “Online System Performance Measurements with Software and Hybrid Monitors,” Proc. ACM SIGOPS Fourth Symposium on Operating System Principles, pp. 45–53, Oct. 1973.Google Scholar
  196. [Sziray 79A]
    Sziray, J. “A Test Calculation Algorithm for Module-level Combinational Networks,” Digital Processes, Vol. 5, No. 1–2, pp. 17–26, Spring-Summer 1979. (DSL TN 124)Google Scholar
  197. [Sziray 79B]
    Sziray, J., “Test Calculation for Logic Network by Composite Justification,” Digital Processes, Vol. 5, No. 1–2, pp. 3–16, Spring-Summer 1979. (DSL TN 129) Thompson, P. A., “A Simulator for the Evaluation of Reliability,” DSL TN 106 (1976). Thompson, P. A., “Critique of the SIRU Dual Computer System,” DSL TN 111 (1977). Thompson, P. A., “A Simulator for the Evaluation of Digital System Reliability,” DSL TR 119 (1977). Thompson, P. A., “Using Simulation to Evaluate the Reliability of a Dual Computer System,” DSL TR 121 (1977). Thompson, P. A. “Manual for a General-Purpose Simulator Used to Evaluate Reliability of Digital Systems,” DSL TR 132 (1977).MATHMathSciNetGoogle Scholar
  198. [Turcat 76]
    Turcat, C., and A. Verdillon, “Recursion and Testing of Combinational Circuits,” IEEE Trans. Comput., pp. 652–654, June 1976.Google Scholar
  199. [Usas 74]
    Usas, A. M., and E. J. McCl;uskey, “Design and Application of a Self-Checking Periodic Signal Checker,” Dig. Fall 1974 COMPCON, Wash. D. C., Sept 10–12, 1974.Google Scholar
  200. [Usas 75A]
    Usas, A. M., “Fail-Safe Circuits: A Means to Improve Reliability and Maintainability of I/O Subsystems,” Dig. IEEE Comp. Society Int’l Conf., pp. 83–91, Wash. D. C., Sept. 11–12, 1975.Google Scholar
  201. [Usas 75B]
    Usas, A. M., A Totally Self-Checking Checker Design for the Detection of Errors in Periodic Signals, IEEE Trans. Cornput., Vol. C-24, No. 5, pp. 483–489, May 1975 Usas, A. M., “Error Management in Digital Computer Input/output Systems,” DSL TR 122 (1976).Google Scholar
  202. [Velardi 84]
    Velardi, P., and R. K. Iyer, “A Study of Software Failures and Recovery in the MVS Operating System,” IEEE Trans. Corn-put., C-33, No. 6, pp. 564–568, June 1984. (CRC TR 83–7)Google Scholar
  203. [Verdillon 76]
    Verdillon A., “Procedures to Obtain Optimal Test Sequences,” FTCS-6, p. 200, 1976. Verdillon, A., “Symmetry, Automorphism and Test,” DSL TN 87 (1976). IRIAGoogle Scholar
  204. [Wagner 83]
    Wagner, K. D., “Design for Testability in the Amdahl 580,” COMPCON83, pp. 384–388. (CRC TR 82–20) Wagner, K. D., and E. J. McCluskey, “Tuning, Clock Distribution and Communication in VLSI High-Speed Chips,” CRC TR 84–5. not published Wagner, K. D., “Delay Testing of Digital Circuits Using Pseudorandom Input Sequences,” CRC TR 85–12.Google Scholar
  205. [Wagner 85A]
    Wagner, K. D., “The Error Latency of Delay Faults in Combinational and Sequential Circuits,”ITC85, pp. 334–341. (CRC TR 85–11)Google Scholar
  206. [Wagner 85B]
    Wagner, K. D., and E. J. McCluskey, “Effect of Supply Voltage on Circuit Propagation Delay and Test Applications,” Proc., IEEE Int’l Conf. on womputer-Aided Design, Santa Clara, CA, pp. 42–44, Nov. 18–21, 1985. (CRC TR 85–17)Google Scholar
  207. [Wagner 86]
    Wagner, K. D., “Fault Coverage of Pseudorandom Testing,” ICCAD 86.Google Scholar
  208. [Wakerly 73]
    Wakerly, J. F., “Low-Cost Error Detection Techniques for Small Computers,” DSL TN No. 51, Dec. 1973.Google Scholar
  209. [Wakerly 74A]
    Wakerly, J. F., “Partially Self-Checking Circuits and their use in Performing Logical Operations,” IEEE Trans. Corn-put., Vol. C-23, pp. 658–666, July 1974. (Also FTC3)Google Scholar
  210. [Wakerly 74B]
    Wakerly, J. F., and E. J. McCluskey, “Design of Low-Cost General-Purpose Self-Diagnosing Computers,” Proc. of IFIP Congress 74, North-Holland Publishing Co., Amsterdam, 1974.Google Scholar
  211. [Wakerly 74C]
    Wakerly, J. F., “Checked Binary Addition Using Parity Prediction and Checksum Codes,” DSL TN No. 39, Jan. 1974.Google Scholar
  212. [Wakerly 75A]
    Wakerly, J. F., “Transient Failures in Triple Modular Redundancy Systems with Sequential Modules,” IEEE Trans. Comput., Vol. C-24, pp. 570–573, May 1975.Google Scholar
  213. [Wakerly 75B]
    Wakerly, J. F., “Detection of Unidirectional Multiple Errors Using Low-Cost Arithmetic Codes,” IEEE Trans. Comput., Vol. C-24, pp. 210–212, Feb. 1975.Google Scholar
  214. [Wakerly 76A]
    Wakerly, J. F., “Eliminating the Unwanted Zero in Ones’ Complement Addition,” Electronics, Vol. 49, No. 3, pp. 103–105, Feb. 5, 1976.Google Scholar
  215. [Wakerly 76A]
    Wakerly, J. F., “Reliability of Microcomputer Systems Using Triple Modular Redundancy,” COMPCON 76, San Francisco, CA, pp. 23–26, Feb. 24–26, 1976.Google Scholar
  216. [Wakerly 76B]
    Wakerly, J. F., “Checked Binary Addition with Checksum,” J. of Design Automation & Fault-Tolerant Computing, Vol. 1, No. 1, pp. 18–27, Oct. 1976.MathSciNetGoogle Scholar
  217. [Wakerly 76]
    Wakerly, J. F., “Microcomputer Reliability Improvement Using Triple Modular Redundancy,” Proc., IEEE, Vol. 64, No. 6, pp. 889–895, June 1976.CrossRefGoogle Scholar
  218. Wakerly 76] Wakerly, J. F., “Design of a Self-Checking Microprogrammed Processor,” FTCS-6, p. 191. Wakerly, J. F., “Principles of Self-Checking Processor Design and an Example,” DSL TR 115.Google Scholar
  219. [Wakerly 77]
    Wakerly, J. F., and E. J. McCluskey, “Microcomputers in the Computer Engineering Curriculum,” Computer, Vol. 10, No. 1, pp. 32–38, Jan. 1977.CrossRefGoogle Scholar
  220. [Wakerly 77]
    Wakerly, J. F., “Microprocessor Input/Output Architecture,” Computer, Vol. 10, No. 2, pp. 26–33, Feb. 1977.CrossRefGoogle Scholar
  221. [Wang 75A]
    Wang, D. T., “An Algorithm for the Generation of Test Sets for Combinational Networks,” IEEE Trans. Comput., Vol. C-24, No. 7, pp. 742–746, July 1975.CrossRefGoogle Scholar
  222. [Wang 75B]
    Wang, D. T., “Properties of Faults and Criticalities of Values Under Tests for Combinational Networks,” IEEE Trans. Comput, Vol. C-24, No. 7, pp. 746–750, July 1975.CrossRefGoogle Scholar
  223. [Wang 82]
    Wang, LT., “Autonomous Linear Feedback Shift Register with On-Line Fault-Detection Capability,” FTCS-12, pp. 311–314. (CRC TR 82–3)Google Scholar
  224. [Wang 84A]
    Wang, L. T., and E. J. McCluskey, “A New Condensed Linear Feedback Shift Register Design for VLSI/System Testing,” FTCS-14, pp. 360–365. (CRC TR 84–2)Google Scholar
  225. [Wang 84B]
    Wang, L. T., and E. Law, “DTA: Daisy Testability Analyzer,” ICCAD84, pp. 143–145. (CRC TR 84–10)Google Scholar
  226. [Wang 85A]
    Wang, L. T., and E. J. McCluskey, “Built-in Self Test for Random Logic,” Proc., 1985 Int’l Symposium on Circuits and Systems, Vol. 3, Kyoto, Japan, pp. 1305–1308, June 5–7, 1985. (CRC TR 85–5)Google Scholar
  227. [Wang 85B]
    Wang, L. T., and E. Law, “An Enhanced Daisy Testability Analyzer (DTA),” Proc., 1985 IEEE AUTOTESTCON Conf., Long Island, New York, pp. 223–229, Oct. 21–24, 1985. (CRC TR 85–13) Wang, L. -T. and E. J. McCluskey, “Condensed Linear Feedback Shift Register (LFSR) Testing-A Pseudo-Exhaustive Test Technique,” CRC TR 85–24.Google Scholar
  228. [Wang 86A]
    Wang, L. T. and E. J. McCluskey, “Concurrent Built-in Logic Block Observer (CBILBO),” IEEE Int’l Conf. on Circuits and Systems, San Jose, CA, May 5–7, 1986(See TR 86–1)Google Scholar
  229. [Wang 86B]
    Wang, L. T., and E. J. McCluskey, “Circuits for Fseudo-Exhaustive Test Pattern Generation,” ITC 86.Google Scholar
  230. [Wang 86C]
    Wang, L. T., and E. J. McCluskey, “A Hybrid Design of Maximum-Length Sequence Generators,” ITC 86.Google Scholar
  231. [Williams 73]
    Williams, M. J. Y., and J. B. Angel, “Enhancing Testability of Large Scale Integrated Circuits via Test Points and Additional Logic,” IEEE Trans. Comput., Vol. C-22, No. 1, pp. 46–60, Jan. 1973.CrossRefGoogle Scholar
  232. [Xu 83]
    Xu, X., and E. J. McCluskey, “Test Generation and Fault Diagnosis for Multiple Fault Combinational Circuits,” FTCS-13, pp. 110–113. (CRC TR 83–2) Xu, X., “A Modularized Test Generation Method Using Matrices” (CRC TR 81–15)Google Scholar

Copyright information

© Springer-Verlag/Wien 1987

Authors and Affiliations

  • E. J. McCluskey
    • 1
  1. 1.Center For Reliable Computing, Computer Systems Laboratory, Departments of Computer Science and Electrical EngineeringStanford UniversityUSA

Personalised recommendations