Skip to main content
SpringerLink
Log in

Research Activities on FTC in Japan

  • Conference paper
The Evolution of Fault-Tolerant Computing

Part of the book series: Dependable Computing and Fault-Tolerant Systems ((DEPENDABLECOMP,volume 1))

  • 95 Accesses

Abstract

A brief survey of research activities on fault-tolerant computing in Japan is presented with an emphasis on basic researches. Industrial developments and applications in Japan will be presented elsewhere [Iharal986].

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  • Anderson, D. A., Metze, G., 1973: Design of Totally Self-Checking Check Circuits for m-out-of-n Codes, IEEE Trans. Comput., C-22, No. 3, pp. 263–269.

    Article  Google Scholar 

  • Ando, H., 1980: Testing VLSI with Random Access Scan, Proc. COMPCON SPRING, pp. 50–52.

    Google Scholar 

  • Bossen, D. C., 1970: b-Adjacent Error Correction, IBM J. Res. Develop., pp. 402–404.

    Google Scholar 

  • Carter, W. C., Schneider, P. R., 1968: Design of Dynamically Checked Computers, Proc. IFIP-68, pp. 878–883.

    Google Scholar 

  • Diaz, M., Geffroy, J. C., Courvoisier 1974: On-Set Realization of Fail-Safe Sequential Machines, IEEE Trans. Comput., C-23, No. 2, pp. 133–138.

    Google Scholar 

  • Eichelberger, E. B., Williams, T. W., 1977: A Logic Design Structure for LSI Testability, Proc 14th DA Conference, pp. 462–468.

    Google Scholar 

  • Eiki, H., Inagaki, K., Yajima, S., 1980: Autonomous Testing and its Application to Testable Design of Logic Circuits, Digest of Papers, FTCS-10, pp. 173–178.

    Google Scholar 

  • Fujiwara, E., 1978: Odd-Weight-Column b-Adjacent Error Correcting Codes, Trans. IECE, E-61, No. 10, pp. 781–787, and Fujiwara, E., Kawakami, T., 1977: Modularized b-Adjacent Error Correction, Digest of Papers, FTCS-7, pp. 199.

    Google Scholar 

  • Fujiwara, H., Kinoshita, K., Ozaki, H., 1980: Universal Test Sets for Programmable Logic Arrays, Digest of Papers, FTCS-10, pp. 137–142.

    Google Scholar 

  • Fujiwara, H., Shimono, T., 1983: On the Acceleration of Test Generation Algorithms, IEEE Trans. Comput., C-32, No. 12, pp. 1137–1144.

    Article  Google Scholar 

  • Furuya, K., Akita, Y., Tohma, Y., 1983: Logic Design of Fault-Tolerant Dividers based on Data Complementation Strategy, Digest of Papers, FTCS-13, pp. 306–313.

    Google Scholar 

  • Goel, P., 1980: An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits, Digest of Papers, FTCS-10, pp. 145–151.

    Google Scholar 

  • Hill, J., 1962: Failsafe Circuits, Report No. 120, Digital Computer Laboratory, University of Illinois, June.

    Google Scholar 

  • Hirayama, H., Watanabe, S., Urano, Y., 1969: Synthesis of Fail-Safe Logical Systems, Trans. IECE, 52-C, No. l, pp. 33–40 (in Japanese).

    Google Scholar 

  • Hong, S. J., Ostapko, D. L., 1980: FITPLA: A Programmable Logic Array for Function Independent Testing, Digest of Papers, FTCS-10, pp. 131–135.

    Google Scholar 

  • Ihara, H., 1986: in this Volume.

    Google Scholar 

  • Izawa, N., 1981: 3-Level Realization of Self-Checking 1-out-of-n Code Checkers, Proc. 1981 IECE National Convention on Information and Systems, No. 504 (in Japanese).

    Google Scholar 

  • Kameyama, M., Higuchi, T., 1979: A Method of Construction of Fault Tolerant Microcomputer Systems with TMR, IECE Technical Report, EMCJ78–57, pp. 11–16.

    Google Scholar 

  • Kaneda, S., Fujiwara, E., 1980: Single Byte Error Correcting-Double Byte Error Detecting Codes for Memory Systems, Digest of Papers, FTCS-10, pp. 41–46.

    MathSciNet  Google Scholar 

  • Kawakubo, K., Nakamura, H., Okumura, I., 1980: The Architecture of a Fail-Safe and Fault-Tolerant Computer for Railway Signalling Device, Digest of Papers, TmCS, mpp37m2–4. m

    Google Scholar 

  • Kobayashi, T., Matsue, S., Shiba, H., 1968: Flip-Flop Circuit Suitable for FLT, Proc. National Convention, IECE, No. 892 (in Japanese).

    Google Scholar 

  • Koenemann, B., Mucha, J., Zwiehofî, G., 1979: Built-in Logic Block Observation Techniques, Digest of Papers, 1979 Test Conference, pp. 37–41.

    Google Scholar 

  • Koga, Y., Fukushima, E., Yoshihara, K., 1982: Error Recoverable and Securable Data Communication for Computer Network, Digest of Papers, FTCS-12, pp. 183–186.

    Google Scholar 

  • Komamiya, Y., Morisawa, k., Tsuchiya, S., 1966: A Fail-Safe Logic Component Circuit, Proc. Joint Convention of Four Institutes of Electrical Engineers, No. 1987 (in Japanese).

    Google Scholar 

  • Kwek, K. H., Tohma, Y., 1980: Signal Reliability Evaluation of Self-Checking Networks, Digest of Papers, FTCS-10, pp. 257–262.

    Google Scholar 

  • Matsuzawa, K., Tohma, Y., 1977: A Way of Multiple Error Correction for Computer Main Memory, Trans. IECE, 60-D, No. 10, pp. 869–876 (in Japanese), and Matsuzawa, K., Tohma, Y., 1978: An Adjacent-Error-Correcting Code Based on the Threshold Decoding, Digest of Papers, FTCS-8, pp. 225.

    Google Scholar 

  • Mine, H., Koga, Y., 1967: Basic Properties and a Construction Method for Fail-Safe Logical Systems, IEEE Trans. Electron. Comput., EC-10, No. 6, 282–289.

    Article  Google Scholar 

  • Mukaidono, M., 1969: On the Mathematical Structure of the C-type Fail Safe Logic, Trans. IECE, 52-C, No. 12, pp. 812–819 (in Japanese).

    Google Scholar 

  • Nanya, T., Tohma, Y., 1983: A 3-Level Realization of Totally Self-Checking Checkers for m-out-of-n Codes, Digest of Papers, FTCS-13, pp. 173–176.

    Google Scholar 

  • Nanya, T., Kawamura, T., 1985: Error Secure/Propagating Concept and its Application to the Design of Strongly Fault Secure Processors, Digest of Papers, FTCS-15, pp. 396–401.

    Google Scholar 

  • Ogus, R., 1975: Probability of a Correct Output from a Combinational Circuit, IEEE Trans. Comput., C-24, No. 5, pp. 573–578.

    Article  MathSciNet  Google Scholar 

  • Rault, J. C., 1971: A Graph Theoretical and Probabilistic Approach to the Fault Detection of Digital Circuits, Digest of Papers, FTCS-1, pp. 26–29.

    Google Scholar 

  • Saluja, K. K., Kinoshita, K., Fujiwara, H., 1981: A Multiple Fault Testable Design of Programmable Logic Arrays, Digest of Papers, FTCS-11, pp. 44–46.

    Google Scholar 

  • Sato, T., Tohma, Y., 1982: A New Configuration of PLA with Function-Independent Test, Trans. IECE, J65-D, No. 8, pp. 1073–1079 (in Japanese).

    Google Scholar 

  • Shedletsky, J. J., 1978: Error Correction by Alternate Data Retry, IEEE Trans. Comput., C-25, No. 2, pp. 106–112.

    Article  MathSciNet  Google Scholar 

  • Takaoka, T., Mine, H., 1971: N-Fail-Safe Logical System, IEEE Trans. Comput., C-20, No. 5, pp. 536–542.

    Article  Google Scholar 

  • Takeda, K., Tohma, Y., 1978: Logic Design of Fault-Tolerant Arithmetic Units based on the Data Complementation Strategy, Digest of Papers, FTCS-10, pp. 348–350.

    Google Scholar 

  • Tohma, Y., Ohyama, Y., Sakai, R., 1971: Realization of Fail-Safe Sequential Machines using K-Out-Of-n Codes, IEEE Trans. Corn-put., C-20, No. 11, pp. 1270–1275.

    Google Scholar 

  • Tohma, Y., 1974: Design Technique of Fail-Safe Sequential Circuits using Flip-Flops for Internal Memory, IEEE Trans. Comput., C-23, No. 11, pp. 1149–1154.

    Article  MathSciNet  Google Scholar 

  • Tohma, Y., Tokunaga, K., 1986: A Model for Estimating the Number of Software Faults, IECE Technical Report, FTS86–6.

    Google Scholar 

  • Tokura, N., Kasami, T, Ozaki, H., 1966: On failsafe sequential machines, IECE Technical Report on Automata and Automatic Control, June 24 (in Japanese).

    Google Scholar 

  • Yamada, S., Osaki, S., 1985: Software Reliability Growth Modeling: Models and Applications, IEEE Trans. Software Eng., SE-11, No. 12, pp. 1431–1437.

    Article  Google Scholar 

  • Yamaguchi, N., Funabashi, T., Iwasaki, K., Shimura, T., Hagiwara, Y., Minorikawa, K., 1984: A Self-Testing Method for Modular Structured Logic VLSIs, Proc. ICAD84, pp. 99–101.

    Google Scholar 

  • Yamamoto, Y., 1972: On the Necessary Conditions for Elements of a Fail-safe Logical Circuit, Trans. IECE, 55-D, No. l, pp. 68–69 (in Japanese).

    Google Scholar 

  • Yoneda, T., Kawamura, T., Furuya, K., Tohma, Y., 1984: Fault Diagnosis and System Reconfiguration of the Fault-Tolerant System with Majority Voting, Trans. IECE, J67-D, No. 7, pp. 737–744 (in Japanese).

    Google Scholar 

  • Yoneda, T., Tohma, Y., 1985: Implementation of Interrupt Handler for Loosely-Synchronized TMR Systems, Digest of Papers, FTCS-15, pp. 246–251. The Container Concept for Relaying Packets in Fault-Tolerant Computer Networks, Digest of Papers, FTCS-16, pp. 190–195.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Computer Science, Tokyo Institute of Technology, Tokyo, Japan

    Yoshihiro Tohma

Authors
  1. Yoshihiro Tohma
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. UCLA, Los Angeles, Calif., USA

    Algirdas Avižienis

  2. Technical University, Wien, Austria

    Hermann Kopetz

  3. LAAS, Toulouse, France

    Jean-Claude Laprie

Rights and permissions

Reprints and permissions

Copyright information

© 1987 Springer-Verlag/Wien

About this paper

Cite this paper

Tohma, Y. (1987). Research Activities on FTC in Japan. In: Avižienis, A., Kopetz, H., Laprie, JC. (eds) The Evolution of Fault-Tolerant Computing. Dependable Computing and Fault-Tolerant Systems, vol 1. Springer, Vienna. https://doi.org/10.1007/978-3-7091-8871-2_15

Download citation

  • DOI: https://doi.org/10.1007/978-3-7091-8871-2_15

  • Publisher Name: Springer, Vienna

  • Print ISBN: 978-3-7091-8873-6

  • Online ISBN: 978-3-7091-8871-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation