Rigorous Capacitance Simulation of DRAM Cells
As dynamic RAM cell size is being scaled down, the storage capacitor design becomes more difficult because its capacitance cannot scale as much. The solutions are leading to complex structures which require an accurate description of the fabrication process, making technology CAD (TCAD) simulations necessary We introduce a set of layout-driven TCAD tools to perform capacitance extraction of three-dimensional structures created by rigorous topographic simulation, suitable in the development of new cell configurations. Simulation results are also given and compared with measured data.
KeywordsGrid Ding Parasitic Capacitor Thin Dielectric Layer Sense Amplifier Dram Cell
Unable to display preview. Download preview PDF.
- R. Sabelka and S. Selberherr, “SAP — A Program Package for Three-Dimensional Interconnect Simulation”, in Proc. Int. Interconnect Technology Conference, June 1998.Google Scholar
- Y. L. Le Coz, R.B. Iverson, H.J. Greub, P.M. Campbell and J.F. McDonald, “Application of a Floating-Random-Walk Algorithm for Extracting Capacitances in a Realistic HBT Fast-RISC RAM Cell”, in Proc. Eleventh International VLSI Multilevel Interconnection Conference (VMIC), pp. 542–544, June 1994Google Scholar