A Newly Proposed Delay Improvement on CMOS/SOI Future Technology

  • M. Lee
  • K. Asada
Conference paper


Contribution of gate fringing capacitance to CMOS/SIMOX inverter time delay in deep sub-micrometer gate is propounded. Measurements of the fifty-one stage ring oscillator’s time delay are completed for comparison with analytical model. Propagation Delay Times(TPD) by reducing Poly-Si gate thickness were improved up to two times in deep-submicron CMOS/SIMOX inverters. It is concluded that SOI technology is promising for a. high speed by reducing gate fringing capacitance which is correlated to the poly-Si gate thickness.


Gate Length Future Technology Capacitance Model Gate Width Gate Capacitance 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    T. Douseki K. Aoyama and Y. Omura, “Dependence of CMOS/SIMOX inverter delay time on gate overlap capacitance,” IEICE Trans., ED92–62(176):39–44, Aug. 1992Google Scholar
  2. [2]
    T. Sakurai and A. R. Newton, “Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas,” IEEE J. Solid-State Circuits, SC-25(2):584–594, Apr. 1990CrossRefGoogle Scholar
  3. [3]
    T. Sakurai and A. R. Newton, “Delay Analysis of Series-Connected MOSFET Circuits,” IEEE J. Solid-State Circuits, SC-26(2):122–131, Feb. 1991CrossRefGoogle Scholar
  4. [4]
    M. Fujishima, M. Ikeda, K. Asada, Y. Omura and K. Izumi, “Analytical Modeling of Dynamic Performance of Deep Sub-micron SOI/SIMOX based on Current-Delay Product,” IEICE Trans. Electron., E75-C(12):1506–1514, Dec. 1992Google Scholar
  5. [5]
    M. Lee and R. Asada, “Deep Sub-micron CMOS/SIMOX delay modeling by Time-Dependent Capacitance Model,” IEEE Trans. on Electron Devices, To be published, July, 1993Google Scholar
  6. [6]
    M. Lee and K. Asada, “Sub-100nm CMOS/SIMOX Delay Modeling by Time-Dependent Gate Capacitance Model,” 1993 International Symposium on VLSI TSA,Presented, Taipei, Taiwan, May 1993Google Scholar
  7. [7]
    S. R. Vemuru and A. R. Thorbjornsen, “A MODEL FOR. DELAY EVALUATION OF A CMOS INVERTER,” 1990 IEEE Int. Sym. on CAS,ISCAS-90(1):89–92, May. 1990Google Scholar
  8. [8]
    S. D. Conte and C. Boor, Elementary Numerical Analysis: An Algorithmic Approach, 3rd ed., London; McGRAW-Hill:120–127, 1980MATHGoogle Scholar
  9. [9]
    R. E. Bank and D. J. Rose, “Global approximate Newton Methods,” Numer. Math. (37):279 295, 1981MathSciNetGoogle Scholar
  10. [10]
    L. A. Hageman and D. M. Young. “Applied Iterative Methods,” New York; Aca-demic Press. 1981MATHGoogle Scholar
  11. [11]
    D. Luenberger, Linear and Nonlinear Programming, 2nd ed., Philippines; Addison-Wesley. 1984.MATHGoogle Scholar

Copyright information

© Springer-Verlag Wien 1993

Authors and Affiliations

  • M. Lee
    • 1
    • 2
  • K. Asada
    • 1
  1. 1.Department of Electronic EngineeringThe University of TokyoTokyoJapan
  2. 2.Nippon Motorola LtdTokyoJapan

Personalised recommendations