3D Grid Generation for Semiconductor Devices Using a Fully Flexible Refinement Approach

  • N. Hitschfeld
  • W. Fichtner


We present a new algorithm for the generation of 3-dimensional (3-D) grids for the simulation of semiconductor devices. The fitting of the device geometry and the required mesh density is obtained by partitioning the elements at an optimal point at each refinement step. This allows the fitting of more general 3-D device geometries and the reduction of grid points in comparison with previous grid generators.


Semiconductor Device Grid Generator Bipolar Transistor Green Point Iterative Refinement 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    N. Hitschfeld, P. Conti, and W. Fichtner, Mixed elements trees: A generalization of modified octrees for the generation of meshes for the simulation of complex 3-d semiconductor devices,Accepted for publication in IEEE Trans. on CAD/ICAS, 1993.Google Scholar
  2. [2]
    M. A. Yerry and S. Shephard, Automatic Three-dimensional Mesh Generation by the Modified-Octree Technique, Int. J. Numer. Methods Eng. p. 1965–1990, vol. 20, 1984.MATHCrossRefGoogle Scholar
  3. [3]
    N. Hitschfeld, Grid Generation for Non-Rectangular Semiconductor Devices, PhD thesis publish. by Hartung-Gorre Konstanz, Series in Microelectronics, Vol. 21, 1993.Google Scholar

Copyright information

© Springer-Verlag Wien 1993

Authors and Affiliations

  • N. Hitschfeld
    • 1
  • W. Fichtner
    • 2
  1. 1.Dpto Ciencias da la ComputaciónUniversidad de ChileBlanco Encalada SantiagoChile
  2. 2.Integrated Systems LaboratoryETH-ZürichZürichSwitzerland

Personalised recommendations