Simulating Deep Sub-Micron Technologies: An Industrial Perspective
Meeting the performance goals necessary to be competitive in the semiconductor industry will force novel process and device designs to be evaluated and optimized. Process and device simulators can be a valuable tool in the evaluation and optimization process. As device dimensions approach the 0.10 µm regime, device and process simulators will be pushed to new levels. In device simulations, non-local hot electron effects and mobility modeling are crucial for predictive simulations. The shallow, highly doped junctions required to improve short channel effects forces accurate diffusion models for extremely low energy implants as well as predictive modeling of extended defect interactions. Current areas of application for device and process simulation tools including development, optimization and manufacturing are discussed.
KeywordsExtended Defect Device Simulation Junction Depth Short Channel Effect IEDM Tech
Unable to display preview. Download preview PDF.
- Y. Taur et al.,”High Performance 0.1 µm CMOS Devices with 1.5 V Power Supply, ”IEDM Tech. Dig., pp. 127–130, 1993.Google Scholar
- T. Hori, ”A 0.1µm CMOS Technology with Tilt-Implanted Punchthrough Stopper (TIPS), ”IEDM Tech. Dig., pp. 75–78, 1994.Google Scholar
- A. Hori et al., ”A 0.05µm CMOS with Ultra Shallow Source/Drain Junctions Fabricated by 5keV Ion Implantation and Rapid Thermal Annealing, ”IEDM Tech. Dig., pp.485–488, 1994.Google Scholar
- P. Griffin et al., ”Species, Dose and Energy Dependence of Implant Induced Transient Enhanced Diffusion, ”IEDM Tech. Dig., pp. 295–298, 1993.Google Scholar
- N. Goldsman et al., ”A physics-based analytical/numerical solution to the Boltz-man transport equation for use in device simulation, ”Solid-State Elec., vol. 34, no. 4, 1991.Google Scholar
- F. Assaderaghi et al.,”Saturation Velocity and Velocity Overshoot of Inversion Layer Electrons and Holes, ”IEDM Tech. Dig., pp. 479–482, 1994.Google Scholar
- K. Ishimaru et al.,”Trench Isolation Technology with 1µm Depth n-and p-wells for a Full-CMOS SRAM Cell with a 0.4µm+/p+ Spacing, ”Symp. on VLSI Tech., pp. 97–98, 1994.Google Scholar