Genetic Algorithm Based Software Testing

  • J. T. Alander
  • T. Mantere
  • P. Turunen


In this work we axe studying possibilities to test software using genetic algorithm search. The idea is to produce test cases in order to find problematic situations like processing time extremes. The proposed test method comes under the heading of automated dynamic stress testing.


Genetic Algorithm Software Testing Embed Software Automatic Test Pattern Generation Genetic Algorithm Search 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Proceedings of the 3rd Computer Science Forum, Baden (Germany), 1996. ABB.Google Scholar
  2. [2]
    J.T. Alander. Indexed bibliography of genetic algorithms in electronics and VLSI design and testing. Report 94-1-VLSI, University of Vaasa, Department of Information Technology and Production Economics, 1995. (available via anonymous ftp at /cs/report94-l/ Scholar
  3. [3]
    A. Auer and J. Korhonen. State testing of embedded software. In EuroStar-95, London (UK), 1995.Google Scholar
  4. [4]
    J.H. Aylor, J.P. Cohoon, E.L. Feldhousen, and B.W. Johnson. Compacting randomly generated test sets. In Proceedings of the 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 153–156, Cambridge, MA, 17–19. Sept. 1990. IEEE Computer Society Press, Los Alamitos, CA.Google Scholar
  5. [5]
    F. Corno, P. Prinetto, M. Rebaudengo, and M. Sonza Reorda. GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits. IEEE Transaction on Computer Aided Design of Integrated Circuits, 15(8):991–1000, Aug. 1996.CrossRefGoogle Scholar
  6. [6]
    J. Eskelinen. Automatic testing of an embedded software. In J. Jokiniemi and A. Lehtola, editors, Realtime and Embedded Systems, Espoo (Finland), 1992. (in Finnish).Google Scholar
  7. [7]
    T. Hayashi, H. Kita, and K. Hatayama. A genetic approach to test generation for logic circuits. In Proceedings of the Third Asian Test Symposium, pages 101–106, Nara (Japan), 15–17. Nov. 1994. IEEE Computer Society Press, Los Alamitos, CA.Google Scholar
  8. [8]
    M.S. Hsiao, E.M. Rudnick, and J.H. Patel. Automatic test generation using genetically-engineered distinguishing sequences. In Proceedings of the 14th IEEE VLSI Test Symposium, pages 216–223, Princeton, NJ, 28. Apr.-1. May 1996. IEEE Computer Society Press, Los Alamitos, CA.Google Scholar
  9. [9]
    M.R. Jones, A. Tezuka, and Y. Yamada. Thermal tomographic methods. Kikai Gijutsu Kenkyusho Shoho, 49(1):32–43, Jan. 1995.Google Scholar
  10. [10]
    T. Lee and I.N. Hajj. Test generation for current testing of bridging faults in CMOS VLSI circuits. In Proceedings of the IEEE 38th Midwest Symposium on Circuits and Systems, pages 326–329, Rio de Janeiro (Brazil), 13.-16. Aug. 1996. IEEE, New York.Google Scholar
  11. [11]
    G.J. Meyers. The Art of Software Testing. John Wiley & Sons, New York, 1979.Google Scholar
  12. [12]
    M.J. O’Dare and T. Arslan. Transitional gate delay detection for combinational circuits using a genetic algorithm. Electronics Letters, 32(19):1748–1749, 12. Sept. 1996.CrossRefGoogle Scholar
  13. [13]
    I. Pomeranz and S.M. Reddy. Locstep: A logic simulation based test generation procedure. In Proceedings of the 25th International Symposium on Fault-Tolerant Computing, pages 110–118, Pasadena, CA, 27.-30. June 1995. IEEE, Piscataway, NJ.Google Scholar
  14. [14]
    Prosoft. ESIM — Testing environment for embedded software, User’s Guide Version 2.1 for Windows NT. Prosoft, Oulu (Finland), 1995.Google Scholar
  15. [15]
    E.M. Rudnick and J.H. Patel. Combining deterministic and genetic approaches for sequential circuit test generation. In Proceedings of the 32nd Design Automation Conference, pages 183–188, San Francisco, CA, 12.-16. June 1995. IEEE, New York.Google Scholar
  16. [16]
    E.M. Rudnick, J.H. Patel, G.S. Greenstein, and T.M. Niermann. Sequential circuit test generation in a genetic algorithm framework. In Proceedings of the 31st Design Automation Conference, pages 698–704, San Diego, CA, 6.-10. June 1994. IEEE, New York.Google Scholar
  17. [17]
    D.G. Saab, Y.G. Saab, and J. Abraham. CRIS: A test cultivation program for sequential VLSI circuits. In Proceedings of the International Conference on Computer Aided Design, pages 216–219, 1992.Google Scholar
  18. [18]
    I. Sommerville. Software Engineering. Addison-Wesley, New York, 1996.Google Scholar
  19. [19]
    J. Stefanovic and E. Gramatova. RTL level test generation using genetic algorithm and simulated annealing. In Proceedings of the 2nd Workshop on Hierarchical Test Generation, Duisburg (Germany), 25–26. Sept. 1995.Google Scholar
  20. [20]
    A.L. Watkins. The automatic-generation of test data using genetic algorithms. In I.M. Marshall, W.B. Samson, and D.G. Edgar-Nevill, editors, Proceedings of the 4th Software Quality Conference, volume 2, pages 300–309, Dundee (UK), 4.-5. July 1995. University of Abertay Dundee, Scotland.Google Scholar
  21. [21]
    S. Xanthakis, C. Ellis, C. Skourlas, A.L. Gall, S. Katsikas, and K. Karapoulios. Application of genetic algorithms to software testing (application des algorithmes génétiques au test des logiciels). In Proceedings of the 5th International Conference on Software Engineering, pages 625–636, Toulouse, France, 7–11 Dec. 1992.Google Scholar

Copyright information

© Springer-Verlag Wien 1998

Authors and Affiliations

  • J. T. Alander
    • 1
  • T. Mantere
    • 1
  • P. Turunen
    • 1
  1. 1.Department of Information Technology and Industrial EconomicsUniversity of VaasaVaasaFinland

Personalised recommendations