Programmable Process Interfaces for Smart Bus Nodes

  • Helmut Beikirch
  • Matthias Voβ
Conference paper


In Field Bus Systems intelligent functions are more and more shifted to the sensors. For the realization of these functions a powerful decentralized electronics is required directly at the sensor. At present extensive activities run to realize these intelligent functions near to the sensor. Such intelligent sensor systems in serial industrial networks are called Smart Bus Nodes. They are efficient low cost bus nodes combining an extensive software functionality with a very low power consumption. They are able to communicate on a higher OSI layer and to execute signal processing functions independently. A configuration of the process interface with the present circuit design possibilities can be done with analog multiplexers and programmable amplifiers. For the preparation of solution ways, we have in the last time the possibilities programmable integrated analog and digital Interface Circuits investigated.


Field Programmable Gate Array Controller Area Network Process Interface Automatic Test Equipment Application Profile 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. 1.
    Voβ, M.: Smart-Busknoten in Feldbusnetzen. Diplomarbeit, Universität Rostock, Fachbereich Elektrotechnik und Informationstechnik, 1997Google Scholar
  2. 2.
    Field Programmable Analog Array MPAA020. Motorola Inc., Chandler, AZ, 1997Google Scholar
  3. 3.
    Bender, S.: Rapid Prototyping-jetzt auch analog! F&M, Hanser Verlag, München, 105(1997)9, S.661–664Google Scholar
  4. 4.
    Analog Silicon Breadboard — ASB 101, ein frei programmierbarer Analogschaltkreis (AFPGA). Fh-Institut f. Mikroelektronische Schaltungen, Dresden, 1998Google Scholar
  5. 5.
    EPAC Device Development System D210. IMP Inc., San Jose, CA, 1995Google Scholar
  6. 6.
    Serial Programming for the IMP50E10. IMP Inc., San Jose, CA, 1995Google Scholar
  7. 7.
    Wannemacher, M.: Das FPGA-Kochbuch. Int. Thomson Publishing, Bonn, 1998Google Scholar
  8. 8.
    Beikirch, H.: Voβ, M.: Smart-Architekturen im Feldbereich. Kongreβ EchtZeit ′97/iNet ′97, Wiesbaden, 09–11. Sept. 1997; Conference Proceedings S. 274–280Google Scholar
  9. 9.
    Beikirch, H.: Smart Bus Nodes mit flexiblen Interfaces. Kongreβ Embedded Intelligenz ′98, Sindelfingen, 18–20. Febr. 1998, Konferenzband S. 48-57, WEKA Fachzeitschriften-Verlag PoingGoogle Scholar

Copyright information

© Springer-Verlag Wien 1999

Authors and Affiliations

  • Helmut Beikirch
    • 1
  • Matthias Voβ
    • 1
  1. 1.University of RostockDepartment of Electrical Engineering and Information TechnologyRostockGermany

Personalised recommendations