Advertisement

A “Strongly-Fail-Safe Majority Voted Output” Circuit used for Designing Dependable Computer Systems

  • Serge Noraz
  • Michel Prunier
Part of the Dependable Computing and Fault-Tolerant Systems book series (DEPENDABLECOMP, volume 8)

Abstract

As part of critical application used in railways transportation, space, chemical and nuclear industries, the processing part which controls the actuators of the electromechanical part is realized with fail-safe circuits. But these give us to the following problems:
  • Complexity of design in case of redundant solutions, done till now, which require conventional fail-safe circuits.

  • Necessity of off-line test sequences in case of non-redundant solutions involving “strongly-fail-safe” circuits.

This paper aims to provide a practical solution using “strongly-fail-safe” circuit for designing dependable computer systems aimed at critical processes. The goal is to make use of such systems easier, to avoid the drawbacks generated by off-line test phase and to obtain the best “cost-safety” compromise. First of all, we introduce the scheme of a “strongly-fail-safe” basic cell without any off-line test equipments. The advantage is to obtain a “strongly-fail-safe” circuit which requires few components. Then, we suggest an architecture of a “strongly-fail-safe majority voted output” circuit designed from the “strongly-fail-safe” basic cell. The reliability, the availability and the safety of this “majority voted output” mechanism is assessed. For information a triple modular redundancy computer system including this last mechanism is compared with well-known dependable computer systems. The good results obtained show that such a solution may meet a wide range of safe applications because of its low complexity and its fitness to be easily implemented. In conclusion a quantitative and a comparative study is performed. It involves two dependable redundant computer architectures suggested for an industrial refinery project need.

Keywords

CMOS Inverter Triple Modular Redundancy Full Duplex Combine Fault Functional Input 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. [1]
    G. Chaumontet, V. Castro Alves, M. Nicolaidis, B. Courtois. MAPS: a safety microcontroller for railways signalling. Proc. 13 rd FTSD, Varna, Bulgaria, June 1990.Google Scholar
  2. [2]
    K. Futsuhara, N. Sugimoto, M. Mukaido. Fail-safe logic elements having upper and lower thresholds and their application to safety control. Proc. 18th International Symposium on Fault-Tolerant Computing, Tokyo, Japan, June 1988.Google Scholar
  3. [3]
    H. Mine, Y. Koga. Basic properties and a construction method for fail-safe logical systems. IEEE Transactions on Electronic Computers, June 1967.Google Scholar
  4. [4]
    M. Nicolaidis, S. Noraz, B. Courtois. A Unified Built In Self Test Scheme: UBIST. Proc. 18th International Symposium on Fault-Tolerant Computing, Tokyo, Japan, June 1988.Google Scholar
  5. [5]
    M. Nicolaidis, S. Noraz, B. Courtois. A generalized theory of fail-safe systems. Proc. 19th International Symposium on Fault-Tolerant Computing, Chicago, USA, June 1989.Google Scholar
  6. [6]
    S. Noraz, M. Nicolaidis, B. Courtois. VLSI implementation for control of critical systems. Proc. SAFECOMP’89, Vienna, Austria, December 1989.Google Scholar

Copyright information

© Springer-Verlag Wien 1993

Authors and Affiliations

  • Serge Noraz
    • 1
  • Michel Prunier
    • 1
  1. 1.Safety and Electronic Systems (SES) DepartmentMerlin GerinGrenoble CedexFrance

Personalised recommendations