Advertisement

Testmethoden

  • Franz J. Rammig
Chapter
  • 47 Downloads
Part of the Leitfäden und Monographien der Informatik book series (LMI)

Zusammenfassung

Grundsätzlich ist unter Testen stets ein experimentelles Verfahren zu verstehen, mit dem sichergestellt werden soll, daß ein Objekt nicht von seiner Spezifikation abweicht. Im vorliegenden Umfeld sind zunächst zwei Hauptklassen an Tests zu unterscheiden: Entwurfstests und Fertigungstests. Mit Hilfe von Entwurfstests soll sichergestellt werden, daß Entwurfsdokumente korrekt sind. Darunter kann sowohl Korrektheit in sich (interne Konsistenz) als auch Korrektheit in Bezug auf andere Dokumente (externe Konsistenz) verstanden werden. Testen als experimentelles Verfahren versucht diese Konsistenz nicht durch statische Analyse sicherzustellen, sondern durch Durchführung hinreichend vieler Experimente und deren Auswertung. Als Experimentierumgebung dient hierbei ein Simulator.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literatur

  1. [1]
    M.S. Abadir, H.K. Reghbati: Functional Testing of Semiconductor Random Access Memories ACM Computing Surveys, Vol. 15, No. 3, Sept. 1983, pp. 175–198Google Scholar
  2. [2]
    J. Abraham: Fault Modelling in VLSI in T.W. Williams (Ed.): VLSI-Testing, North Holland, 1986Google Scholar
  3. [3]
    V.K. Agerwal: Easily Testable PLA Design in T.W. Williams (Ed.): VLSI-Testing, North Holland, 1986Google Scholar
  4. [4]
    D.B. Armstrong: A Deductive Method for Simulating Faults in Logic Circuits IEEE ToC, Vol. C-21, No. 5, May 1972, pp. 964–471Google Scholar
  5. [5]
    D.K. Bhaysar: Design for Test Calculus: An Algorithm for DFT Rules Checking Proc. 20th Design Automation Conference, 1983Google Scholar
  6. [6]
    R.G. Bennets: Design of Testable Logic Circuits Addison-Wesley, 1984Google Scholar
  7. [7]
    P.S. Bottorf: Test Generation and Fault Simulation in T.W. Williams (Ed.): VLSI-Testing, North Holland, 1986Google Scholar
  8. [8]
    H.Y. Chang, S.G. Chappell, C.H. Elmendorf, L.D. Schmidt: Comparison of Parallel and Deductive Fault Simulation Methods IEEE ToC, Vol. C-23, No. 11, Nov. 1974, pp. 1132–1138Google Scholar
  9. [9]
    E.J. McCluskey: Built-in Self-Test Structures IEEE Design00000Test, April 1985, pp 28–37Google Scholar
  10. [10]
    S. DasGupta, P. Goel, R.G. Walther, T.W. Williams: A Variation of LSSD and Its Implications on Design and Test Pattern Generation in VLSI Proc. International Test Conference, 1982, pp. 63–66Google Scholar
  11. [11]
    W. Daehn, J.Mucha: A Hardware Approach to Self-Testing of Large PLAs IEEE ToC, Vol. C-30, No. 11, Nov. 1981Google Scholar
  12. [12]
    E.B. Eichelberger, T.W. Williams: A Logic Design Structure for LSI-Testability Proc. 14th Design Automation Conference, 1977, pp. 462–468Google Scholar
  13. [13]
    H. Fujiwara, K. Kinoshita: A Design of Programmable Logic Arrays with Universal Tests IEEE ToC, Vol. C-30, No. 11, Nov. 1981Google Scholar
  14. [14]
    W. Görke: Fehlerdiagnose digitaler Schaltungen Teubner, 1973Google Scholar
  15. [15]
    J.P. HayesFault Modelling for Digital MOS Integrated Circuits IEEE ToCAD, Vol. 3, No. 3, 1984, pp. 200–207Google Scholar
  16. [16]
    F.C. Hennie: Fault Detection Experiments for Sequential Circuits 5th Annual Symposium on Switching Circuit Theory and Logical Design, Princeton, N.J., Nov. 1964, pp. 95–110CrossRefGoogle Scholar
  17. [17]
    E.P. Hsieh: Checking Experiments for Sequential Machines IEEE ToC, Vol. C-20, Oct. 1971, pp. 1152–1166Google Scholar
  18. [18]
    B. Künemann, J. Mucha, G. Zwiehoff: Built-In Logic Block Observation Techniques IEEE Test Conference, Oct. 1979, pp 37–41Google Scholar
  19. [19]
    E.I. Muehldorf, A.D. Savkar: LSI Logic Tersting–An Overview IEEE ToC, Vol. C-30, No. 1, Jan. 1981, pp 1–16Google Scholar
  20. [20]
    J.P. Roth, W.G. Bouricius, P.R. Schneider: Programmed Algorithms to Compute Tests to Detect and Distinguish between Failures in Logic Circuits IEEE ToEC, Vol. EC-16, No. 5, Oct. 1967, pp. 567–580MathSciNetGoogle Scholar
  21. [21]
    J. Savier: Syndrom Testable Design of Combinational Circuits IEEE ToC, Vol. C-29, No. 6, June 1980, pp. 442–451Google Scholar
  22. [22]
    T. Sridhar, J.P. Hayes: Design of Easily Testable Bit-Slice Systems IEEE ToC, Vol. C-30, No. 11, Nov. 1981, pp. 842–854Google Scholar
  23. [23]
    E.W. Thompson, S.A. Szygenda Parallel Fault Simulation IEEE Computer, March 1975, pp. 38–44Google Scholar
  24. [24]
    E.G. Ulrich, T. Baker: The Concurrent Simulation of Nearly Identical Digital Networks Proc. Design Automation Workshop, 1973, pp 145–150Google Scholar
  25. [25]
    T.W. Williams, W. Daehn, M. Gruetzner, C.W. Starke Comparison of Aliasing Errors for Primitive and Non-Primitive Polinomials IEEE International Test Conference, 1986, pp 282–288Google Scholar
  26. [26]
    T.W. Williams, K.P. Parker: Design for Testability - A Survey IEEE ToC, Vol. C-31, No. 1, Jan. 1982Google Scholar

Copyright information

© B. G. Teubner Stuttgart 1989

Authors and Affiliations

  • Franz J. Rammig
    • 1
  1. 1.Universität-Gesamthochschule PaderbornDeutschland

Personalised recommendations