Abstract
A new scenario emerges due to nanotechnologies that will enable very high integration at the limits or even beyond silicon. However, the fault rate, which is predicted to range from 1% up to 20% of all devices, could compromise the future of nanotechnologies. This work proposes a fault tolerant reconfigurable architecture that tolerates the high fault rates that are expected in future technologies, named Super-VLIW. The architecture consists of a reconfigurable unit tightly coupled to a MIPS processor. The reconfigurable unit is composed of a binary translation unit, a configuration cache, a reconfigurable coarse-grained array of heterogeneous functional units and an interconnection network. Reconfiguration is done at run-time, by translating the binary code, and no recompilation is needed. The interconnection network is based on a set of multistage networks. These networks provide a fault-tolerant communication between any pair of functional unit and from/to the MIPS register file. This work proposes a mechanism to dynamically allocate the available units to ensure parallel execution of basic operations, performing the placement and routing on a single step, which allows the correct interconnection of units even under huge fault rates. Moreover, the proposed architecture could scale to the future nanotechnologies even under a 15% fault rate.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Eshaghian-Wilner, M.: Bio-inspired and Nanoscale Integrated Computing. Wiley, Hoboken (2009)
DeHon, A., Naeimi, H.: Seven strategies for tolerating highly defective fabrication. IEEE Des. Test 22(4), 306–315 (2005)
Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. In: Proceedings of Conference on Design, Automation and Test in Europe, DATE 2001, pp. 642–649. IEEE Press, Piscataway (2001)
Compton, K., Hauck, S.: Automatic design of reconfigurable domain-specific flexible cores. IEEE Trans. Very Large Scale Integr. Syst. 16(5), 493–503 (2008)
Schmit, H., Whelihan, D., Moe, M., Levine, B., Taylor, R.: PipeRench: a virtualized programmable datapath (2002)
Tanigawa, K., Zuyama, T., Uchida, T., Hironaka, T.: Exploring compact design on high throughput coarse grained reconfigurable architectures. In: 2008 International Conference on Field Programmable Logic and Applications, Heidelberg, pp. 543–546 (2008)
Mei, B., Vernalde, S., Verkest, D., Man, H.D., Lauwereins, R.: Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2003, p. 10296. IEEE Computer Society, Washington (2003)
DeHon, A.: Balancing interconnect and computation in a reconfigurable computing array (or, why you don’t really want 100 In: Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, FPGA 1999. ACM, New York (1999)
Xilinx: The Programmable Logic Data Book 2003. Xilinx Inc., San Jose (2003)
DeHon, A.: Compact, multilayer layout for butterfly fat-tree. In: Proceedings of Twelfth ACM Symposium on Parallel Algorithms and Architectures, SPAA 2000, pp. 206–215. ACM, New York (2000)
Zied, M., Hayder, M., Emna, A., Habib, M.: Efficient tree topology for FPGA interconnect network. In: Proceedings of the 18th ACM Great Lakes Symposium on VLSI, GLSVLSI 2008, pp. 321–326. ACM, New York (2008)
Adams, G.B., Agrawal, D.P., Siegel, H.J.: A survey and comparison of fault-tolerant multistage interconnection networks. In: IEEE Interconnection Networks for High-Performance Parallel Computers, pp. 654–667 (1994)
Fan, C.C., Bruck, J.: Tolerating multiple faults in multistage interconnection networks with minimal extra stages. IEEE Trans. Comput. 49(9), 998–1004 (2000)
Requena, C.G., Requena, M.G., Rodríguez, P.L., Duato, J.F.: FT2EI: a dynamic fault-tolerant routing methodology for fat trees with exclusion intervals. IEEE Trans. Parallel Distrib. Syst. 20(6), 802–817 (2009)
Ansari, A., Gupta, S., Feng, S., Mahlke, S.: ZerehCache: armoring cache architectures in high defect density technologies. In: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 42, pp. 100–110. ACM, New York (2009)
Lawrie, D.H.: Access and alignment of data in an array processor. IEEE Trans. Comput. 24(12), 1145–1155 (1975)
Feng, T.Y., Seo, S.W.: A new routing algorithm for a class of rearrangeable networks. IEEE Trans. Comput. 43(11), 1270–1280 (1994)
Kamiura, N., Kodera, T., Matsui, N.: Fault tolerant multistage interconnection networks with widely dispersed paths. In: Asian Test Symposium (2000)
Ferreira, R., Laure, M., Beck, A., Lo, T., Rutzig, M., Carro, L.: A low cost and adaptable routing network for reconfigurable systems. In: IEEE Reconfigurable Architecture Workshop RAW (2009)
Beck, A.C.S., Rutzig, M.B., Gaydadjiev, G.N., Carro, L.: Transparent reconfigurable acceleration for heterogeneous embedded applications. In: Proceedings of Design, Automation and Test in Europe (DATE 2008) (2008)
Mohan, N., Fung, W., Sachdev, M.: Low power priority encoder and multiple match detection circuit for ternary content addressable memory. In: Advanced International Conference on Telecommunications AICT (2006)
Acknowledgment
The authors would like to thank the following brazilian institutions for funding this project: Fapemig, CAPES, and CNPq.
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer-Verlag GmbH Germany, part of Springer Nature
About this chapter
Cite this chapter
Ferreira, R., Bueno, C., Laure, M., Pereira, M., Carro, L. (2019). A Dynamic Reconfigurable Super-VLIW Architecture for a Fault Tolerant Nanoscale Design. In: Silvano, C., Bertels, K., Schulte, M. (eds) Transactions on High-Performance Embedded Architectures and Compilers V. Lecture Notes in Computer Science(), vol 11225. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-58834-5_7
Download citation
DOI: https://doi.org/10.1007/978-3-662-58834-5_7
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-58833-8
Online ISBN: 978-3-662-58834-5
eBook Packages: Computer ScienceComputer Science (R0)