Abstract
The power consumption of battery powered and energy scavenging devices has become a major design metric for embedded systems. Increasingly complex software applications as well as rising demands in operating times, while having restricted power budgets are main drivers of power-aware system design as well as power management techniques. Within this work, a hardware-accelerated estimation-based power profiling unit delivering real-time power information has been developed. Power consumption feedback to the designer allows for real-time power analysis of embedded systems. Power saving potential as well as power-critical events can be identified in much less time compared to power simulations. Hence, the designer can take countermeasures already at early design stages, which enhances development efficiency and decreases time-to-market. Moreover, this work forms the basis for estimation-based on-chip power management by leveraging the power information for adoptions on system frequency and supply voltage in order to enhance the power efficiency of embedded systems. Power estimation accuracies achieved for a deep sub-micron smart-card controller are above 90% compared to gate-level simulations.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
Project partners are Infineon Technologies Austria AG, Austria Card GmbH and TU Graz. The project is funded by the Austrian Federal Ministry for Transport, Innovation, and Technology under the FIT-IT contract FFG 815193.
References
Macii, E., Poncino, M.: Power macro-models for high-level power estimation. In: Piguet, C. (ed.) Low-Power Electronics Design, pp. 39-1–39-18. CRC Press, Boca Raton (2005). Chap. 39
Genser, A., Bachmann, C., Haid, J., Steger, C., Weiss, R.: An emulation-based real-time power profiling unit for embedded software. In: SAMOS, pp. 67–73 (2009)
Flinn, J., Satyanarayanan, M.: PowerScope: a tool for profiling the energy usage of mobile applications. In: WMCSA, pp. 2–10 (1999)
Texas Instruments: Analyzing Target System Energy Consumption in Code Composer Studio™ IDE (2002)
Flynn, J., Waldo, B.: Power management in complex SoC design. Technical report, Synopsys Inc. White Paper (2005)
Tiwari, V., Malik, S., Wolfe, A.: Power analysis of embedded software: a first step towards software power minimization. In: ICCAD, pp. 384–390 (1994)
Sami, M., Sciuto, D., Silvano, C., Zaccaria, V.: An instruction-level energy model for embedded VLIW architectures. IEEE Trans. CAD Integr. Circ. Syst. 21, 998–1010 (2002)
Lajolo, M., Raghunathan, A., Dey, S., Lavagno, L.: Cosimulation-based power estimation for system-on-chip design. IEEE Trans. Very Large Scale Integr. Syst. 10, 253–266 (2002)
Lee, I., et al.: PowerViP: SoC power estimation framework at transaction level. In: ASP-DAC, pp. 551–558 (2006)
Ahuja, S., Mathaikutty, D.A., Singh, G., Stetzer, J., Shukla, S.K., Dingankar, A.: Power estimation methodology for a high-level synthesis framework. In: ISQED, pp. 541–546. IEEE Computer Society, Washington, DC (2009)
Bellosa, F.: The benefits of event: driven energy accounting in power-sensitive systems. In: SIGOPS European Workshop, pp. 37–42 (2000)
Joseph, R., Martonosi, M.: Run-time power estimation in high performance microprocessors. In: ISLPED, pp. 135–140 (2001)
Bircher, W.L., John, L.K.: Complete system power estimation: a trickle-down approach based on performance events. In: ISPASS, pp. 158–168, April 2007
Haid, J., Kaefer, G., Steger, Ch., Weiss, R.: Run-time energy estimation in system-on-a-chip designs. In: ASP-DAC, pp. 595–599 (2003)
Coburn, J., Ravi, S., Raghunathan, A.: Power emulation: a new paradigm for power estimation. In: DAC, pp. 700–705 (2005)
Ghodrat, M.A., Lahiri, K., Raghunathan, A.: Accelerating system-on-chip power analysis using hybrid power estimation. In: DAC, pp. 883–886 (2007)
Bhattacharjee, A., Contreras, G., Martonosi, M.: Full-system chip multiprocessor power evaluations using FPGA-based emulation. In: ISLPED, pp. 335–340 (2008)
Bogliolo, A., Benini, L., De Micheli, G.: Regression-based RTL power modeling. ACM Trans. Des. Autom. Electron. Syst. 5, 337–372 (2000)
Krintz, C., Gurun, S.: A run-time, feedback-based energy estimation model for embedded devices. In: CODES+ISSS, pp. 28–33 (2006)
Bachmann, C., Genser, A., Steger, C., Weiss, R., Haid, J.: Automated power characterization for run-time power emulation of SoC designs. In: DSD (2010, in press)
Magma Design Automation Inc.: Blastfusion, July 2010. http://www.magma-da.com/
Altera Coroporation: Stratix II, July 2010. http://www.altera.com/
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer-Verlag GmbH Germany, part of Springer Nature
About this chapter
Cite this chapter
Genser, A., Bachmann, C., Steger, C., Weiss, R., Haid, J. (2019). A Hardware-Accelerated Estimation-Based Power Profiling Unit - Enabling Early Power-Aware Embedded Software Design and On-Chip Power Management. In: Silvano, C., Bertels, K., Schulte, M. (eds) Transactions on High-Performance Embedded Architectures and Compilers V. Lecture Notes in Computer Science(), vol 11225. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-58834-5_4
Download citation
DOI: https://doi.org/10.1007/978-3-662-58834-5_4
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-58833-8
Online ISBN: 978-3-662-58834-5
eBook Packages: Computer ScienceComputer Science (R0)