Thermal-Aware Floorplanner for Multi-core 3D ICs with Interlayer Cooling
Conference paper
First Online:
- 529 Downloads
Abstract
Internal thermal problem has become a critical challenge in multi-core 3D ICs. The interlayer cooling system provided a new solution for this problem, and expanded the design space of multi-core microprocessor floorplan. This work proposes a thermal-aware floorplanner for multi-core 3D ICs with interlayer cooling, with iterative algorithm based on simulated annealing method. The results show that the maximal temperature is reduced by 15\(^{\circ }\) C, and the temperature gradient is reduced by 28.4\(^{\circ }\) C compared to the baseline design with 3 active device layers.
Keywords
3D ICs Interlayer cooling Floorplan Multi-core ThermalReferences
- 1.International Technology Roadmap for Semiconductors (ITRS) (2013). http://www.itrs.net/Links/2013ITRS/Home2013.htm
- 2.Brunschwiler, T., Paredes, S., Drechsler, U., Michel, B., Cesar, W., Leblebici, Y., Wunderle, B., Reichl, H.: Heat-removal performance scaling of interlayer cooled chip stacks. In: 12th IEEE Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), pp. 1–12. IEEE, Barcelona (2010)Google Scholar
- 3.Ayala, J.L., Sridhar, A., Cuesta, D.: Thermal modeling and analysis of 3D multi-processor chips. Integr. VLSI J. 43(4), 327–341 (2010)CrossRefGoogle Scholar
- 4.Su, B., Gu, J., Shen, L., Huang, W., Greathouse, J.L., Wang, Z.: PPEP: online performance, power, and energy prediction framework and DVFS space exploration. In: 47th IEEE/ACM International Symposium on Microarchitecture, pp.445–457. IEEE Computer Society, Washington, DC (2014)Google Scholar
- 5.Cuesta, D., Risco-Martin, J.L., Ayala, J.L.: 3D thermal-aware floorplanner using a MILP approximation. Microprocess. Microsyst. 36(5), 344–354 (2012)CrossRefGoogle Scholar
- 6.Shuang-xi, Q., Zhang, M., Liu, G., Liu, T.: Dynamic thermal management by greedy scheduling algorithm. J. Central South Univ. 19(1), 193–199 (2012)CrossRefGoogle Scholar
- 7.Sridhar, A., Vincenzi, A., Ruggiero, M., Brunschwiler, T., Atienza, D.: 3D-ICE: fast compact transient thermal modeling for 3D ICs with inter-tier liquid cooling. In: IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 463–470. IEEE Press, San Jose (2010)Google Scholar
- 8.Guo, J., Dai, K., Wang, Z.: A high performance heterogeneous architecture and its optimization design. In: Gerndt, M., Kranzlmüller, D. (eds.) HPCC 2006. LNCS, vol. 4208, pp. 300–309. Springer, Heidelberg (2006)CrossRefGoogle Scholar
- 9.Ardestani, E.K., Renau, J.: ESESC: a fast multicore simulator using time-based sampling. In: IEEE/ACM High Performance Computer Architecture (HPCA), pp. 448–459. IEEE, Shenzhen (2013)Google Scholar
Copyright information
© Springer-Verlag Berlin Heidelberg 2016