Advertisement

Partitioning Methods for Multicast in Bufferless 3D Network on Chip

  • Chaoyun YaoEmail author
  • Chaochao Feng
  • Minxuan Zhang
  • Wei Guo
  • Shouzhong Zhu
  • Shaojun Wei
Conference paper
First Online:
Part of the Communications in Computer and Information Science book series (CCIS, volume 592)

Abstract

In this paper, we proposed two region partition multicast routing algorithms for the 3D mesh Interconnection Network to enhance the overall system performance. The proposed two algorithms shorten the network long path latency. Compared to the based multicast routing algorithm, our simulations with six different synthetic workloads reveal that our architecture acquires high system performance.

Keywords

NoC 3D Multicast 
This is a preview of subscription content, log in to check access.

References

  1. 1.
    Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Design Automation Conference (DAC), pp. 684–689 (2001)Google Scholar
  2. 2.
    Carloni, L.P., Pande, P., Xie, Y.: Networks-on-chip in emerging interconnect paradigms: advantages and challenges. In: Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, pp. 93–102 (2009)Google Scholar
  3. 3.
    Rahmani, A.-M., Latif, K., Vaddina, K.R., Liljeberg, P., Plosila, J., Tenhunen, H.: Congestion aware, fault tolerant and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures. In: Proceedings of the 5th ACM/IEEE International Symposium on Networks-on-Chip, pp. 65–2 (2011)Google Scholar
  4. 4.
    Feero, B.S., Pande, P.P.: Networks-on-chip in a three-dimensional environment: a performance evaluation. IEEE Trans. Comput. 58(1), 32–45 (2009)CrossRefMathSciNetGoogle Scholar
  5. 5.
    Pavlidis, V.F., Friedman, E.G.: 3-D topologies for networks-on-chip. IEEE Trans. Very Large Scale Integr. Syst. 15(10), 1081–1090 (2007)CrossRefGoogle Scholar
  6. 6.
    Kim, J., Nicopoulos, C., Park, D., Das, R., Xie, Y., Vijaykrishnan, N., Yousif, M., Das, C.: A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In: Proceedings of the International Symposium on Computer Architecture (ISCA 2007), pp. 138–149 (2007)Google Scholar
  7. 7.
    Li, F., Nicopoulos, C., Richardson, T., Xie, Y., Narayanan, V., Kandemir, M.: Design and management of 3D chip multiprocessors using network-in-memory. In: Proceedings of the International Symposium on Computer Architecture, pp. 130–141, June 2006Google Scholar
  8. 8.
    Ramanujam, R.S., Lin, B.: Randomized partially-minimal routing on three-dimensional mesh networks. IEEE Comput. Archit. Lett. 7(2), 37–40 (2008)CrossRefGoogle Scholar
  9. 9.
    Moosavi, S.R., Rahmani, A.M., Liljeberg, P., et al.: Enhancing performance of 3D interconnection networks using efficient multicast communication protocol. In: 21st Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), pp. 294–301. IEEE (2013)Google Scholar
  10. 10.
    Rahmani, A.-M., Vaddina, K.R., Latif, K., Liljeberg, P., Plosila, J., Tenhunen, H.: Generic monitoring and management infrastructure for 3D NoC-Bus hybrid architectures. In: Proceedings of the 6th ACM/IEEE International Symposium on Networks-on-Chip, pp. 177–184 (2012)Google Scholar
  11. 11.
    McKinley, P.K., Xu, H., Ni, L.M., Esfahanian, A.H.: Unicast-based multicast communication in wormhole-routed networks. IEEE Trans. Parallel Distrib. Syst. 5(12), 1252–1265 (1994)CrossRefGoogle Scholar
  12. 12.
    Lin, X., Ni, L.M.: Multicast communication in multicomputer networks. IEEE Trans. Parallel Distrib. Syst. 4, 1105–1117 (1993)CrossRefGoogle Scholar
  13. 13.
    Daneshtalab, M., Ebrahimi, M., Mohammadi, S., Afzali-Kusha, A.: Low distance path-based multicast algorithm in NOCs. IET (IEE) -Comput. Digital Tech. Spec. Issue NoC 3(5), 430–442 (2009)CrossRefGoogle Scholar
  14. 14.
    Jerger, N.E., Peh, L.-S., Lipasti, M.: Virtual circuit tree multicasting: a case for on-chip hardware multicast support. In: Proceedings of the 35th Annual International Symposium on Computer Architecture, pp. 229–240 (2008)Google Scholar
  15. 15.
    Hu, W., Lu, Z., Jantsch, A., Liu, H.: Power-efficient tree-based multicast support for networks-on-chip. In: Proceedings of 16th Asia and South Pacific Design Automation Conference, Piscataway, NJ, USA, pp. 363–368 (2011)Google Scholar
  16. 16.
    Wang, L., Kim, H., Kim, E.J.: Recursive partitioning multicast: a bandwidth-efficient routing for networks-on-chip. In: International Symposium on Networks-on-Chip (NOCS), San Diego, CA, May 2009Google Scholar
  17. 17.
    Chaochao, F., Zhonghai, L.U., Jantsch, A., et al.: Support efficient and fault-tolerant multicast in bufferless network-on-chip. IEICE Trans. Inf. Syst. 95(4), 1052–1061 (2012)Google Scholar
  18. 18.
    Feero, B., Pande, P.P.: Performance evaluation for three-dimensional networks-on-chip. In: Proceedings of IEEE Computer Society Annual Symposium On VLSI (ISVLSI), pp. 305–310, 9th-11th May 2007Google Scholar
  19. 19.
    Millberg, M., Nilsson, E., Thid, R., Kumar, S., Jantsch, A.: The nostrum backbone-a communication protocols stack for networks on chip. In: Proceedings of IEEE Computer Society, International Conference on VLSI Design, pp. 693–696 (2004)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2016

Authors and Affiliations

  • Chaoyun Yao
    • 1
    Email author
  • Chaochao Feng
    • 1
  • Minxuan Zhang
    • 1
  • Wei Guo
    • 1
  • Shouzhong Zhu
    • 1
  • Shaojun Wei
    • 2
  1. 1.College of ComputerNational University of Defense TechnologyChangshaPeople’s Republic of China
  2. 2.The Department of Electronic SystemTsinghua UniversityBeijingPeople’s Republic of China

Personalised recommendations

Cite paper

Buy options