Abstract
In this paper, we proposed two region partition multicast routing algorithms for the 3D mesh Interconnection Network to enhance the overall system performance. The proposed two algorithms shorten the network long path latency. Compared to the based multicast routing algorithm, our simulations with six different synthetic workloads reveal that our architecture acquires high system performance.
C. Yao—The research is supported by National Natural Science Foundation of China with Grant No. 61303066 and 61373032 and by Specialized Research Fund for the Doctor Program of Higher Education of China with Grant No. 20124307110016.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Design Automation Conference (DAC), pp. 684–689 (2001)
Carloni, L.P., Pande, P., Xie, Y.: Networks-on-chip in emerging interconnect paradigms: advantages and challenges. In: Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, pp. 93–102 (2009)
Rahmani, A.-M., Latif, K., Vaddina, K.R., Liljeberg, P., Plosila, J., Tenhunen, H.: Congestion aware, fault tolerant and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures. In: Proceedings of the 5th ACM/IEEE International Symposium on Networks-on-Chip, pp. 65–2 (2011)
Feero, B.S., Pande, P.P.: Networks-on-chip in a three-dimensional environment: a performance evaluation. IEEE Trans. Comput. 58(1), 32–45 (2009)
Pavlidis, V.F., Friedman, E.G.: 3-D topologies for networks-on-chip. IEEE Trans. Very Large Scale Integr. Syst. 15(10), 1081–1090 (2007)
Kim, J., Nicopoulos, C., Park, D., Das, R., Xie, Y., Vijaykrishnan, N., Yousif, M., Das, C.: A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In: Proceedings of the International Symposium on Computer Architecture (ISCA 2007), pp. 138–149 (2007)
Li, F., Nicopoulos, C., Richardson, T., Xie, Y., Narayanan, V., Kandemir, M.: Design and management of 3D chip multiprocessors using network-in-memory. In: Proceedings of the International Symposium on Computer Architecture, pp. 130–141, June 2006
Ramanujam, R.S., Lin, B.: Randomized partially-minimal routing on three-dimensional mesh networks. IEEE Comput. Archit. Lett. 7(2), 37–40 (2008)
Moosavi, S.R., Rahmani, A.M., Liljeberg, P., et al.: Enhancing performance of 3D interconnection networks using efficient multicast communication protocol. In: 21st Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), pp. 294–301. IEEE (2013)
Rahmani, A.-M., Vaddina, K.R., Latif, K., Liljeberg, P., Plosila, J., Tenhunen, H.: Generic monitoring and management infrastructure for 3D NoC-Bus hybrid architectures. In: Proceedings of the 6th ACM/IEEE International Symposium on Networks-on-Chip, pp. 177–184 (2012)
McKinley, P.K., Xu, H., Ni, L.M., Esfahanian, A.H.: Unicast-based multicast communication in wormhole-routed networks. IEEE Trans. Parallel Distrib. Syst. 5(12), 1252–1265 (1994)
Lin, X., Ni, L.M.: Multicast communication in multicomputer networks. IEEE Trans. Parallel Distrib. Syst. 4, 1105–1117 (1993)
Daneshtalab, M., Ebrahimi, M., Mohammadi, S., Afzali-Kusha, A.: Low distance path-based multicast algorithm in NOCs. IET (IEE) -Comput. Digital Tech. Spec. Issue NoC 3(5), 430–442 (2009)
Jerger, N.E., Peh, L.-S., Lipasti, M.: Virtual circuit tree multicasting: a case for on-chip hardware multicast support. In: Proceedings of the 35th Annual International Symposium on Computer Architecture, pp. 229–240 (2008)
Hu, W., Lu, Z., Jantsch, A., Liu, H.: Power-efficient tree-based multicast support for networks-on-chip. In: Proceedings of 16th Asia and South Pacific Design Automation Conference, Piscataway, NJ, USA, pp. 363–368 (2011)
Wang, L., Kim, H., Kim, E.J.: Recursive partitioning multicast: a bandwidth-efficient routing for networks-on-chip. In: International Symposium on Networks-on-Chip (NOCS), San Diego, CA, May 2009
Chaochao, F., Zhonghai, L.U., Jantsch, A., et al.: Support efficient and fault-tolerant multicast in bufferless network-on-chip. IEICE Trans. Inf. Syst. 95(4), 1052–1061 (2012)
Feero, B., Pande, P.P.: Performance evaluation for three-dimensional networks-on-chip. In: Proceedings of IEEE Computer Society Annual Symposium On VLSI (ISVLSI), pp. 305–310, 9th-11th May 2007
Millberg, M., Nilsson, E., Thid, R., Kumar, S., Jantsch, A.: The nostrum backbone-a communication protocols stack for networks on chip. In: Proceedings of IEEE Computer Society, International Conference on VLSI Design, pp. 693–696 (2004)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Yao, C., Feng, C., Zhang, M., Guo, W., Zhu, S., Wei, S. (2016). Partitioning Methods for Multicast in Bufferless 3D Network on Chip. In: Xu, W., Xiao, L., Li, J., Zhang, C. (eds) Computer Engineering and Technology. NCCET 2015. Communications in Computer and Information Science, vol 592. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-49283-3_2
Download citation
DOI: https://doi.org/10.1007/978-3-662-49283-3_2
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-49282-6
Online ISBN: 978-3-662-49283-3
eBook Packages: Computer ScienceComputer Science (R0)
