Advertisement

Mitigation Techniques Against TSV-to-TSV Coupling in 3DIC

  • Quan DengEmail author
  • Minxuan Zhang
  • Zhenyu Zhao
  • Peng Li
Conference paper
  • 533 Downloads
Part of the Communications in Computer and Information Science book series (CCIS, volume 592)

Abstract

TSV in 3DIC introduces a large and fickle parasitic capacitance inevitably, causing serious problems on Power/Signal Integrity (P/SI). In this paper, we give two methods to mitigate TSV-to-TSV coupling, which are buffer insertion and shield insertion. The effect of the buffer insertion and shield insertion are studied by comparison experiment, and the experiment results have proved that these two methods can reduce the coupling capacitance effectively. Factors as location, number and drive capability of buffers in this course are also discussed. TSV-to-TSV coupling reduces by 99 % at maximum. Through combining the two method, we can get a low cost and effective optimization for reduction of TSV-to-TSV coupling in consideration of actual design restrain, which can also be utilized in EDA tools.

Keywords

3DIC TSV-to-TSV coupling Shield insertion Buffer insertion 

References

  1. 1.
    Koo, K., Kim, M., Kim, J.J., Kim, J., Kim, J.: Vertical noise coupling from on-chip switching-mode power supply in a mixed-signal stacked 3-D-IC. IEEE Trans. Compon. Packag. Manuf. Technol. 3, 476–488 (2013)CrossRefGoogle Scholar
  2. 2.
    Katti, G., Stucchi, M., De Meyer, K., Dehaene, W.: Electrical modeling and characterization of through silicon via for three-dimensional ICs. IEEE Trans. Electron Devices 57(1), 256–262 (2010)CrossRefGoogle Scholar
  3. 3.
    Xie, B., Swaminathan, M., Han, K.J., Xie, J.: Coupling analysis of through-silicon via (TSV) arrays in silicon interposers for 3D systems. In: IEEE International Symposium on Electromagnetic Compatibility (EMC), vol. 1353, pp. 16–21 (2011)Google Scholar
  4. 4.
    Peng, Y., Song, T., Petranovic, D., Lim, S.K.: On accurate full-chip extraction and optimization of TSV-to-TSV coupling elements in 3D ICs. In: IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 281–288 (2013)Google Scholar
  5. 5.
    Gu, X., Jenkins, K.: Mitigation of TSV-substrate noise coupling in 3-D CMOS SOI technology. In: IEEE 22nd Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS), pp. 73–76 (2013)Google Scholar
  6. 6.
    Serafy, C., Srivastava, A.: TSV replacement and shield insertion for TSV–TSV coupling reduction in 3-D global placement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(4), 554–562 (2015)CrossRefGoogle Scholar
  7. 7.
    Song, T., Liu, C., Peng, Y., Lim, S.K.: Full-chip multiple TSV-to-TSV coupling extraction and optimization in 3D ICs. In: 50th ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 1–7 (2013)Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2016

Authors and Affiliations

  • Quan Deng
    • 1
    Email author
  • Minxuan Zhang
    • 1
  • Zhenyu Zhao
    • 1
  • Peng Li
    • 1
  1. 1.School of Computer ScienceNational University of Defense TechnologyChangshaChina

Personalised recommendations