Impact of Heavy Ion Species and Energy on SEE Characteristics of Three-Dimensional Integrated Circuit

  • Peng LiEmail author
  • Wei Guo
  • Zhenyu Zhao
  • Minxuan Zhang
Conference paper
Part of the Communications in Computer and Information Science book series (CCIS, volume 592)


Via Geant4 simulations, SEEs are characterized for each die of 3DIC with different heavy ion species and energy in this paper. It is found that the incident ions with high atomic number make the SEE more serious for each die and there are obvious differences on SEE characteristics between each die after the low energy heavy ions striking 3DIC. Our research also indicates that SEE sensitivity of inner dies is no less than that of the outer ones unless the heavy ions stop above the inner dies. It is because the secondary particles induced by nuclear reaction and the scattered heavy ions caused by low energy incident can trigger severe multi-SEEs. It concludes that the inner dies of 3DIC also need to be hardened, and the technologies restraining severe multi-SEEs should be taken for them, if the higher reliability is required.


Three-dimensional integration circuit (3DIC) Heavy ions Single event effects (SEEs) Deposited charge 


  1. 1.
    Burns, J.A., Aull, B.F., Chen, C.K., et al.: A wafer-scale 3-D circuit integration technology. IEEE Trans. Electron Devices 53, 2507–2516 (2006)CrossRefGoogle Scholar
  2. 2.
    Puttaswamy, K., Loh, G.H.: 3D-integrated SRAM components for high-performance microprocessors. IEEE Trans. Comput. 58, 1369–1381 (2009)CrossRefMathSciNetGoogle Scholar
  3. 3.
    Chen, J., Chen, S., He, Y., et al.: Novel layout technique for single-event transient mitigation using dummy transistor. IEEE Trans. Dev. Mater. Rel. 13, 177–184 (2013)CrossRefGoogle Scholar
  4. 4.
    Chen, J., Chen, S., He, Y., et al.: Novel layout techniques for n-hit single-event transient mitigation via the source-extension. IEEE Trans. Nucl. Sci. 59, 2859–2866 (2012)CrossRefGoogle Scholar
  5. 5.
    Zhang, W., Li, T.: Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology. In: Proceedings of 41st IEEE/ACM International Symposium on Microarchitecture, pp. 435–446, Lake Como (2008)Google Scholar
  6. 6.
    Gouker, P.M., Tyrrell, B., Renzi, M., et al.: SET characterization in logic circuits fabricated in a 3DIC technology. IEEE Trans. Nucl. Sci. 58, 2555–2562 (2011)CrossRefGoogle Scholar
  7. 7.
    Gouker, P.M., Tyrrell, B., D’Onofrio, R., et al.: Radiation effects in 3D integrated SOI SRAM circuits. IEEE Trans. Nucl. Sci. 58, 2845–2854 (2011)CrossRefGoogle Scholar
  8. 8.
    Huang, P., Chen, S., Chen, J., et al.: Single event pulse broadening after narrowing effect in nano CMOS logic circuits. IEEE Trans. Device Mater. Reliab. 14, 849–856 (2014)CrossRefGoogle Scholar
  9. 9.
    Dodd, P.E., Schwank, J.R., Shaneyfelt, M.R., et al.: Impact of heavy ion energy and nuclear interactions on single-event upset and latchup in integrated circuits. IEEE Trans. Nucl. Sci. 54, 2303–2311 (2007)CrossRefGoogle Scholar
  10. 10.
    Reed, R.A., Weller, R.A., Schrimpf, R.D., et al.: Implications of nuclear reactions for single event effects test methods and analysis. IEEE Trans. Nucl. Sci. 53, 3356–3362 (2006)CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2016

Authors and Affiliations

  1. 1.College of ComputerNational University of Defense TechnologyChangshaChina

Personalised recommendations