Abstract
Chapter 4 introduces the principle of delta-sigma ADCs. It discussed the switched-capacitor technique together with its advantages. The precision of the transfer function is only dependent on capacitive matching, which is typically 0.1 % accurate. The clock frequency can further vary in a wide range without affecting the stability. This is due as only the sampled charge is transferred to the integrator, which therefore will not saturate when changing the clock frequency. Furthermore, the clock jitter only affects the system noise hardly. The input signal will be sampled at a wrong point of time. However, due to the oversampling, the input frequencies are low anyhow, where noise based on clock jitter can normally be neglected.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
M. Ortmanns, F. Gerfes, Continuous-Time Sigma-Delta A/D Conversion, Springer, New York/Dordrecht/Heidelberg/London, 2005.
Sebastian Raschbacher, Modellierung, Simulation und Fehleranalyse eines zeitkontinuierlichen ΔΣ Modulators, bachelor thesis at the Friedrich-Alexander University Erlangen, 2012.
J.M. de la Rosa, Sigma-delta modulators: tutorial overview, design guide, and state-of-the-art survey, in the journal of Transactions on Circuits and Systems, Volume 58, Issue 1, pp. 1-21, 2011.
J.A. Cherry, W.M. Snelgrove, Continuous-time delta-sigma modulators for high-speed A/D conversion - theory, practice and fundamental performance limits, Kluwer Academic Publishers, New York, 2002.
Lucien Breems, Johan H. Huijsing, Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers, Kluwer Academic Publishers, Bosten/Dordrecht/London, 2010.
Yung-Chou Lin, Wen-Hung Hsieh, Chung-Chih Hung, A continuous-time delta-sigma modulator using feedback resistors, in the proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI-DAT ‘09), pp. 243-246, 2009.
O. Oliaei, H. Aboushady, Jitter effects in continuous-time ΣΔ modulators with delayed return-to-zero feedback, in the proceedings of the IEEE International Conference on Electronics, Circuits and Systems, pp. 351-354, 1998.
Kong-Pang Pun, S. Chatterjee, P.R. Kinget, A 0.5-V 74-dB SNDR 25-kHz continuous-time delta-sigma modulator with a return-to-open DAC, in the IEEE journal of Solid-State Circuits, Volume 42, Issue 3, pp. 496-507, 2007.
Yan Chen, Kong-Pang Pun, A 0.5 V 2-1 cascaded continuous-time delta-sigma modulator synthesized with a new method, in the proceedings of the 53rd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1165-1168, 2010.
Jun-Gi Jo, Jinho Noh, Changsik Yoo, A 20-MHz bandwidth continuous-time sigma-delta modulator with jitter immunity improved full clock period SCR (FSCR) DAC and high-speed DWA, in the IEEE journal of Solid-State Circuits, Volume 46, Issue 11, pp. 2469-2477, 2011.
K. Matsukawa, Y. Mitani, M. Takayama, K. Obata, A 69.8 dB SNDR 3rd-order continuous time delta-sigma modulator with an ultimate low power tuning system for a worldwide digital TV-receiver, in the proceedings of the IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4, 2010.
V. Dhanasekaran, M. Gambhir, M.M. Elsayed, E. Sánchez-Sinencio, Continuous time multi-bit ΔΣ ADC using time domain quantizer and feedback element, in the IEEE journal of Solid-State Circuits, Volume 46, Issue 3, pp. 639-650, 2011.
M. Keller, A. Buhmann, J. Sauerbrey, M. Ortmanns, Y. Manoli, A comparative study on excess-loop-delay compensation techniques for continuous-time sigma-delta modulators, in the IEEE journal on Circuits and Systems, Volume 55, Issue 11, 2008.
W. Gao,O. Shoaei, W.M. Snelgrove, Excess loop delay in continuous-time delta-sigma modulators and the compensation solution, in the proceedings of the International Symposium on Circuits and Systems (ISCAS 1997), pp. 65-68, 1997.
L. Samid, Y. Manoli, An ultra-low power continuous-time sigma delta modulator, in the proceedings on the IEEE International Conference on Electronics, Circuits and Systems (ICECS 2003), Volume 2, pp. 782-785, 2003.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Ohnhäuser, F. (2015). Continuous-Time Delta-Sigma ADCs. In: Analog-Digital Converters for Industrial Applications Including an Introduction to Digital-Analog Converters. Springer Vieweg, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-47020-6_5
Download citation
DOI: https://doi.org/10.1007/978-3-662-47020-6_5
Publisher Name: Springer Vieweg, Berlin, Heidelberg
Print ISBN: 978-3-662-47019-0
Online ISBN: 978-3-662-47020-6
eBook Packages: EngineeringEngineering (R0)