Skip to main content

FPGA Implementation of FastICA Algorithm for On-line EEG Signal Separation

  • Conference paper
Book cover Computer Engineering and Technology (NCCET 2014)

Part of the book series: Communications in Computer and Information Science ((CCIS,volume 491))

Included in the following conference series:

Abstract

Fast independent component analysis (FastICA) is an efficient and popular algorithm to solve blind source separation (BSS) problems. FastICA is widely used to identify artifact and interference from their mixtures such as electroencephalogram (EEG), magnetoencephalography (MEG), and electrocar-diogram (ECG). In this paper, we propose a Scalable Macro-pipelined FastICA Architecture (SMFA) which aims to exploit architectural scalability and temporal parallelism. The SMFA has strong data processing ability for on-line EEG signals and is capable of coping with different types of input data. The FastICA algorithm based on the proposed SMFA is implemented on a field programmable gate array (FPGA). It’s a key module of an ongoing project which aims to evaluate human’s fatigue degree on-line from EEG. Experimental results demonstrate the effectiveness of the presented FastICA architecture as expected.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Lee, T.W.: Independent component analysis. Springer US (1998)

    Google Scholar 

  2. Hyvärinen, A., Karhunen, J., Oja, E.: Independent component analysis. John Wiley & Sons (2004)

    Google Scholar 

  3. Cichocki, A., Amari, S.: Adaptive blind signal and image processing. John Wiley, Chichester (2002)

    Google Scholar 

  4. Huang, W.C., Hung, S.H., et al.: FPGA implementation of 4-channel ICA for online EEG signal separation. In: Biomedical Circuits and Systems Conference, BioCAS 2008 (2008)

    Google Scholar 

  5. Van, L.-D., Wu, D.-Y., Chen, C.-S.: Energy-Efficient FastICA Implementation for Biomedical Signal Separation. IEEE Transactions on Neural Networks 22(11), 1809–1822 (2011)

    Article  Google Scholar 

  6. Shyu, K.-K., Lee, M.-H., Wu, Y.-T., Lee, P.-L.: Implementation of pipelined FastICA on FPGA for real-time blind source separation. IEEE Trans. Neural Netw. 19(6), 958–970 (2008)

    Article  Google Scholar 

  7. Nordin, A., Hsu, C.C., Szu, H.H.: Design of FPGA ICA for hyperspectral imaging processing. In: Aerospace/Defense Sensing, Simulation, and Controls. International Society for Optics and Photonics (2001)

    Google Scholar 

  8. H., D., Qi, H., Peterson, G.D.: Parallel ICA and its hardware implementation in hyperspectral image analysis. In: Defense and Security. International Society for Optics and Photonics (2004)

    Google Scholar 

  9. Charoensak, C., Sattar, F.: Design of Low-Cost FPGA Hardware for Real-time ICA-Based Blind Source Separation Algorithm. EURASIP J. Adv. Signal Process 2005(18), 3076–3086 (2005)

    Article  Google Scholar 

  10. Hyvärinen, A., Oja, E.: A fast fixed-point algorithm for independent component analysis. Neural Computation 9(7), 1483–1492 (1997)

    Article  Google Scholar 

  11. Jiang, J., Mirian, V., Tang, K.P., Chow, P., Xing, Z.: Matrix Multiplication Based on Scalable Macro-Pipelined FPGA Accelerator Architecture. In: 2009 Int. Conf. Reconfigurable Comput. FPGAs, pp. 48–53 (December 2009)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Zhao, D., Jiang, J., Wang, C., Lu, B., Zhu, Y. (2015). FPGA Implementation of FastICA Algorithm for On-line EEG Signal Separation. In: Xu, W., Xiao, L., Li, J., Zhang, C., Zhu, Z. (eds) Computer Engineering and Technology. NCCET 2014. Communications in Computer and Information Science, vol 491. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-45815-0_6

Download citation

  • DOI: https://doi.org/10.1007/978-3-662-45815-0_6

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-662-45814-3

  • Online ISBN: 978-3-662-45815-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics