Skip to main content
SpringerLink
Log in
Book cover

Comparators in Nanometer CMOS Technology pp 49–63Cite as

State of the Art

  • Chapter
  • First Online:

  • 1978 Accesses

Part of the book series: Springer Series in Advanced Microelectronics ((MICROELECTR.,volume 50))

Abstract

Although there are many papers on comparators in micron and submicron CMOS technology, in the following only deep-submicron and nanometer comparators are summarized.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. S. Park, Y. Palaskas, M.P. Flynn, A 4 GS/s 4b Flash ADC in 0.18 \(\upmu \)m CMOS, in IEEE International Solid-State Circuits Conference, February 2006, pp. 570–571

    Google Scholar 

  2. Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W.W. Walker, T. Kuroda, A 40 Gb/s CMOS clocked comparator with bandwidth modulation technique. IEEE J. Solid-State Circuits 40(8), 1680–1685 (2005)

    Article  Google Scholar 

  3. Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W.W. Walker, T. Kuroda, A 0.11 \(\upmu \)m CMOS clocked comparator for high-speed serial communications, in IEEE Symposium on VLSI Circuits, June 2004, pp. 198–201

    Google Scholar 

  4. K.-L.J. Wong, C.-K.K. Yang, Offset compensation in comparators with minimum input-referred supply noise. IEEE J. Solid-State Circuits 39(5), 837–840 (2004)

    Article  Google Scholar 

  5. M. Maymandi-Nejad, M. Sachdev, 1-bit quantiser with rail to rail input range for sub-1 V \(\varDelta \varSigma \) modulators. IET Electron. Lett. 39(12), 894–895 (2003)

    Article  Google Scholar 

  6. B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, Yield and speed optimization of a latch-type voltage sense amplifier. IEEE J. Solid-State Circuits 39(7), 1148–1158 (2004)

    Article  Google Scholar 

  7. B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, A Yield-Optimized Latch-Type SRAM Sense Amplifier, in IEEE European Solid-State Circuits Conference, September 2003, pp. 409–412

    Google Scholar 

  8. B. Wicht, J.-Y. Larguier, D. Schmitt-Landsiedel, A 1.5 V 1.7 ns 4 k \(\times \)" 32 SRAM with a Fully-Differential Auto-Power-Down Current Sense Amplifier, in IEEE International Solid-State Circuits Conference, Februrary 2003, pp. 462–463

    Google Scholar 

  9. C. Paulus, H.-M. Blüthgen, M. Löw, E. Sicheneder, N. Brüls, A. Courtois, M. Tiebout, R. Thewes, A 4 GS/s 6b Flash ADC in 0.13 \(\upmu \)m CMOS, in IEEE Symposium on VLSI Circuits, June 2004, pp. 420–423

    Google Scholar 

  10. K. Uyttenhove, M. Steyaert, A 1.8 V 6-Bit 1.3 GHz flash ADC in 0.25 \(\upmu \)m CMOS. IEEE J. Solid-State Circuits 38(7), 1115–1122 (2003)

    Article  Google Scholar 

  11. C. Sandner, M. Clara, A. Santner, T. Hartnig, F. Kuttner, A 6bit, 1.2 GSps low-power flash-ADC in 0.13 \(\upmu \)m digital CMOS. IEEE J. Solid-State Circuits 40(7), 1499–1505 (2005)

    Article  Google Scholar 

  12. S. Sheikhaei, S. Mirabbasi, A. Ivanov, A 4-Bit 5 GS/s Flash A/D Converter in 0.18 \(\upmu \)m CMOS, in IEEE International Symposium on Circuits and Systems, vol. 6 (2005) pp. 6138–6141

    Google Scholar 

  13. J.H.-C. Lin, B. Haroun, An Embedded 0.8 V/480 \(\upmu \)W 6b/22 MHz Flash ADC in 0.13 \(\upmu \)m Digital CMOS Process using Nonlinear Double-Interpolation Technique, in IEEE International Solid-State Circuits Conference, February 2002, pp. 308–309

    Google Scholar 

  14. B. Nikolic et al., Improved sense-amplifier-based flip-flop: design and measurements. IEEE J. Solid-State Circuits 35(6), 876–884 (2000)

    Article  MathSciNet  Google Scholar 

  15. K.-L.J. Wong, C.-K.K. Yang, Offset compensation in comparators with minimum input-referred supply noise. IEEE J. Solid-State Circuits 39(5), 837–840 (2004)

    Article  Google Scholar 

  16. D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, B. Nauta, A Double-Tail Latch-Type Voltage Sense Amplifier with 18 ps Setup-Hold Time, in IEEE International Solid-State Circuits Conference, February 2007, pp. 314–605

    Google Scholar 

  17. S. Babayan-Mashhadi, R. Lotfi, Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans. Very Large Scale Integr. 22(2), 343–352 (2014)

    Article  Google Scholar 

  18. X. Zhu, Y. Chen, M. Kibune, Y. Tomita, T. Hamada, A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology, in IEEE Custom Integrated Circuits Conference, 2008, pp. 495–498

    Google Scholar 

  19. A. Shikata, R. Sekimoto, T. Kuroda, H. Ishikuro, A 0.5 V 1.1M S/sec 6.3fJ/conversion-step SAR-ADC with tri-level comparator in 40 nm CMOS. IEEE J. Solid-State Circuits 47(4), 1022–1030 (2012)

    Article  Google Scholar 

  20. T. Kobayashi, K. Nogami, T. Shirotori, Y. Fujimoto, A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture. IEEE J. Solid-State Circuits 28(4), 523–527 (1993)

    Article  Google Scholar 

  21. A. Rodriguez-Vazquez, F. Medeiro, E. Janssens, CMOS Telecom Data Converters (Kluwer Academic, Boston, MA, 2003)

    Book  Google Scholar 

  22. J. J. Kang, M. P. Flynn, A 12b 11M S/s Successive Approximation ADC with Two Comparators in 0.13 \(\upmu \)m CMOS, in IEEE Symposium VLSI Circuits Digest, June 2009, pp. 240–241

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute of Electrodynamics, Microwave and Circuit Engineering (EMCE), TU Wien, Wien, Austria

    Bernhard Goll & Horst Zimmermann

Authors
  1. Bernhard Goll
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Horst Zimmermann
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Bernhard Goll .

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Goll, B., Zimmermann, H. (2015). State of the Art. In: Comparators in Nanometer CMOS Technology. Springer Series in Advanced Microelectronics, vol 50. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-44482-5_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-662-44482-5_3

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-662-44481-8

  • Online ISBN: 978-3-662-44482-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation