Advertisement

State of the Art

  • Bernhard GollEmail author
  • Horst Zimmermann
Chapter
Part of the Springer Series in Advanced Microelectronics book series (MICROELECTR., volume 50)

Abstract

Although there are many papers on comparators in micron and submicron CMOS technology, in the following only deep-submicron and nanometer comparators are summarized.

References

  1. 1.
    S. Park, Y. Palaskas, M.P. Flynn, A 4 GS/s 4b Flash ADC in 0.18 \(\upmu \)m CMOS, in IEEE International Solid-State Circuits Conference, February 2006, pp. 570–571Google Scholar
  2. 2.
    Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W.W. Walker, T. Kuroda, A 40 Gb/s CMOS clocked comparator with bandwidth modulation technique. IEEE J. Solid-State Circuits 40(8), 1680–1685 (2005)CrossRefGoogle Scholar
  3. 3.
    Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W.W. Walker, T. Kuroda, A 0.11 \(\upmu \)m CMOS clocked comparator for high-speed serial communications, in IEEE Symposium on VLSI Circuits, June 2004, pp. 198–201Google Scholar
  4. 4.
    K.-L.J. Wong, C.-K.K. Yang, Offset compensation in comparators with minimum input-referred supply noise. IEEE J. Solid-State Circuits 39(5), 837–840 (2004)CrossRefGoogle Scholar
  5. 5.
    M. Maymandi-Nejad, M. Sachdev, 1-bit quantiser with rail to rail input range for sub-1 V \(\varDelta \varSigma \) modulators. IET Electron. Lett. 39(12), 894–895 (2003)CrossRefGoogle Scholar
  6. 6.
    B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, Yield and speed optimization of a latch-type voltage sense amplifier. IEEE J. Solid-State Circuits 39(7), 1148–1158 (2004)CrossRefGoogle Scholar
  7. 7.
    B. Wicht, T. Nirschl, D. Schmitt-Landsiedel, A Yield-Optimized Latch-Type SRAM Sense Amplifier, in IEEE European Solid-State Circuits Conference, September 2003, pp. 409–412Google Scholar
  8. 8.
    B. Wicht, J.-Y. Larguier, D. Schmitt-Landsiedel, A 1.5 V 1.7 ns 4 k \(\times \)" 32 SRAM with a Fully-Differential Auto-Power-Down Current Sense Amplifier, in IEEE International Solid-State Circuits Conference, Februrary 2003, pp. 462–463Google Scholar
  9. 9.
    C. Paulus, H.-M. Blüthgen, M. Löw, E. Sicheneder, N. Brüls, A. Courtois, M. Tiebout, R. Thewes, A 4 GS/s 6b Flash ADC in 0.13 \(\upmu \)m CMOS, in IEEE Symposium on VLSI Circuits, June 2004, pp. 420–423Google Scholar
  10. 10.
    K. Uyttenhove, M. Steyaert, A 1.8 V 6-Bit 1.3 GHz flash ADC in 0.25 \(\upmu \)m CMOS. IEEE J. Solid-State Circuits 38(7), 1115–1122 (2003)CrossRefGoogle Scholar
  11. 11.
    C. Sandner, M. Clara, A. Santner, T. Hartnig, F. Kuttner, A 6bit, 1.2 GSps low-power flash-ADC in 0.13 \(\upmu \)m digital CMOS. IEEE J. Solid-State Circuits 40(7), 1499–1505 (2005)CrossRefGoogle Scholar
  12. 12.
    S. Sheikhaei, S. Mirabbasi, A. Ivanov, A 4-Bit 5 GS/s Flash A/D Converter in 0.18 \(\upmu \)m CMOS, in IEEE International Symposium on Circuits and Systems, vol. 6 (2005) pp. 6138–6141Google Scholar
  13. 13.
    J.H.-C. Lin, B. Haroun, An Embedded 0.8 V/480 \(\upmu \)W 6b/22 MHz Flash ADC in 0.13 \(\upmu \)m Digital CMOS Process using Nonlinear Double-Interpolation Technique, in IEEE International Solid-State Circuits Conference, February 2002, pp. 308–309Google Scholar
  14. 14.
    B. Nikolic et al., Improved sense-amplifier-based flip-flop: design and measurements. IEEE J. Solid-State Circuits 35(6), 876–884 (2000)MathSciNetCrossRefGoogle Scholar
  15. 15.
    K.-L.J. Wong, C.-K.K. Yang, Offset compensation in comparators with minimum input-referred supply noise. IEEE J. Solid-State Circuits 39(5), 837–840 (2004)CrossRefGoogle Scholar
  16. 16.
    D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, B. Nauta, A Double-Tail Latch-Type Voltage Sense Amplifier with 18 ps Setup-Hold Time, in IEEE International Solid-State Circuits Conference, February 2007, pp. 314–605Google Scholar
  17. 17.
    S. Babayan-Mashhadi, R. Lotfi, Analysis and design of a low-voltage low-power double-tail comparator. IEEE Trans. Very Large Scale Integr. 22(2), 343–352 (2014)CrossRefGoogle Scholar
  18. 18.
    X. Zhu, Y. Chen, M. Kibune, Y. Tomita, T. Hamada, A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology, in IEEE Custom Integrated Circuits Conference, 2008, pp. 495–498Google Scholar
  19. 19.
    A. Shikata, R. Sekimoto, T. Kuroda, H. Ishikuro, A 0.5 V 1.1M S/sec 6.3fJ/conversion-step SAR-ADC with tri-level comparator in 40 nm CMOS. IEEE J. Solid-State Circuits 47(4), 1022–1030 (2012)CrossRefGoogle Scholar
  20. 20.
    T. Kobayashi, K. Nogami, T. Shirotori, Y. Fujimoto, A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture. IEEE J. Solid-State Circuits 28(4), 523–527 (1993)CrossRefGoogle Scholar
  21. 21.
    A. Rodriguez-Vazquez, F. Medeiro, E. Janssens, CMOS Telecom Data Converters (Kluwer Academic, Boston, MA, 2003)CrossRefGoogle Scholar
  22. 22.
    J. J. Kang, M. P. Flynn, A 12b 11M S/s Successive Approximation ADC with Two Comparators in 0.13 \(\upmu \)m CMOS, in IEEE Symposium VLSI Circuits Digest, June 2009, pp. 240–241Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 2015

Authors and Affiliations

  1. 1.Institute of Electrodynamics, Microwave and Circuit Engineering (EMCE)TU WienWienAustria

Personalised recommendations