Abstract
Michael Flynn [1] proposed a classification scheme consisting of the following components:
-
SI Single instruction stream
-
MI Multi instruction stream
-
SD Single data stream
-
MD Multi data stream
This work was partially supported by the Fraunhofer Gesellschaft zur Förderung der angewandten Forschung e.V., under contract No. T 0230/12340/11061
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
FLYNN,M.J.: Some Computer Organisations and their Effectiveness, IEEE Trans. on Comp., C-21, Nr. 9, Sept. 1972 (compare also: Hobbs et al.: Parallel Processor Systems Technologies and Applications, New. York, Washington 1970 )
MURTHA, J.C.: Highly Parallel Information Processing Systems, in Advances in Computers, Vol. 7, 1966, pp. 11–20
SLOTNICK, D.L. et al.: The ILLIAC IV computer, IEEE Trans. on Comp., C-17, Vol. 8, August 1968, pp. 746–757
BASKIN, H.B. et al.: PRIME- A modular architecture for terminal-oriented systems. Proceedings S.J.C.C. 1972, pp. 431–437
KORN, G.: Back to parallel computations:proposal for a completely new on-line simulation system using standard minicomputers for low-cost multiprocessing, Simulation, August 1972, pp. 37–45
HANDLER, W.: The concept of Macro-Pipelining with high availability, Elektronische Rechenanlagen 15, 1973, pp. 269–274
WULF, W.A. and BELL, C.G.: C.mmp - A multi-mini-processor, Proceedings F.J.C.C. 1972, pp. 765–777
RUDOLPH, J.A.: A Production Implementation of an Associative Array Processor-STARAN, Proceedings F.J.C.C., 1972, pp. 229–241
HINTZ, R.G., and TATE, D.P.: CONTROL DATA STAR-loo Processor Design. in IEEE, Compcon 72, Digest of papers, Innovative Architecture
WATSON, W.J.: The TIASC- A highly modular and flexible super computer architecture, Proceedings F.J.C.C. 1972, pp. 221–228
BURKS, A.W., GOLDSTINE, H.H. and von NEUMANN, J.: Preliminary Discussions of an Electronic Instrument Institute for Advanced Studies. Princeton, 1947.
BELL, C.G. and NEWELL, A.: Computer Structures: Readings and Examples, New York 1971, pp. 15–36
HANDLER, W.: Unconventional Computation by Conventional Equipment, NATO-Defence Research Group Seminar, Design and Evaluation of Information Systems, Athen 1974
HANDLER, W.: A unified associative and von-Neumann processor EGPP and the EGPP-array, to appear in Proceedings of 1974 Sagamore Computer Conference
HANDLER, W.: A conventional Processor Appearing as Associative By Microprogramming, Micro 7, The Seventh Annual Microprogramming workshop, ACM to appear in Micro- News letters
HEART, F.E. et al.: A New Minicomputer/Multiprocessor for the ARPA-Network, Proceedings AFIPS 1973 NCC
SCHECHER, H.: Vorschläge für die Organisation einer flexiblen Multiprocessoranlage. GI-NTG Fachtagung Struktur und Betrieb von Rechnersystemen, Braunschweig 1974, Lecture Notes in Computer Science, 8, Springer-Verlag, Berlin, pp. 64–78
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1975 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Händler, W. (1975). On Classification Schemes for Computer Systems in the Post-Von-Neumann-Era. In: Siefkes, D. (eds) GI-4.Jahrestagung. Lecture Notes in Computer Science, vol 26. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-40087-6_39
Download citation
DOI: https://doi.org/10.1007/978-3-662-40087-6_39
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-662-39104-4
Online ISBN: 978-3-662-40087-6
eBook Packages: Springer Book Archive