Skip to main content
SpringerLink
Log in

Parallel Processors and Multicomputer Systems

  • Chapter
Algorithms, Software and Hardware of Parallel Computers

  • 83 Accesses

Abstract

The rapid development of microelectronics permits the manufacture of large-scale integrated LSI and VLSI circuits, which has a direct impact on the further development of computer systems. The cost of processors and computer systems is substantially reduced. Moreover, processors made of LSI have a higher reliability.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Flynn, M. J.: Some computer organizations and their effectiveness. IEEE Trans. on Computers, C-21, 1972, 9, 948–960.

    Article  Google Scholar 

  2. Neuman, J., von: Collected Works. McMillan, New York, 1963.

    Google Scholar 

  3. Miller, E. F.: A multiple-stream registerless shared-resource processor. IEEE Trans. on Electronic Computers, EC-23, 1974, 3, 277–285.

    Article  Google Scholar 

  4. The Array Processor AP-120B. Floating Point Systems, Inc., Portland, OR 97223, USA.

    Google Scholar 

  5. Ramamoorthy, C. V. and Kim, K. H.: Pipelining. The generalized concept and sequencing strategies. National Computer Conference 1974, pp. 289–297.

    Google Scholar 

  6. Hockney, R. W.: Super-computer architecture. In: Future Systems. Infotech. State of the Art Report International, 1977, Vol. 2, pp. 277–305.

    Google Scholar 

  7. Purcell, C. J.: The control data STAR-100-performance measurements. National Computer Conference, 1977, pp. 385–387.

    Google Scholar 

  8. Watson, W. J. and Carr, H. M.: Operational experience with the TI advanced scientific computer. National Computer Conference, 1974, pp. 389–397.

    Google Scholar 

  9. Sites, R. L.: An analysis of the CRAY-1 computer. The 5th Annual Symposium on Computer Architecture. IEEE Press, 1968, pp. 101–106.

    Google Scholar 

  10. Slotnick, D. L., Borck, W. C. and Mcreynolds, R. C.: The SOLOMON computer. AFIPS Proc., FJCC, 22, 1962, 97–107.

    Google Scholar 

  11. Barnes, J. H., Brown, E. M., Kato, M., Kuck, D. J., Slotnick, D. L. and Stokes, R. A.: The ILLIAC IV COMPUTER. IEEE Trans. on Computers, C-17, 1968, 8, 746–757.

    Article  Google Scholar 

  12. Rudolph, J. A., Fulmer, L. C. and Meilander, W. C.: The coming of age of the associative processor. Electronics, 1971, 2, 91–95.

    Google Scholar 

  13. Batcher, K. E.: STARAN parallel processor system hardware. National Computer Conference, 1974, pp. 405–410.

    Google Scholar 

  14. Batcher, K. E.: The flip network in STARAN. Proc. Int. Conf. on Parallel Processing, 1976, pp. 65–71.

    Google Scholar 

  15. Batcher, K. E.: The multidimensional access memory in STARAN. IEEE Trans. on Computer, C-26, 1977, 2, 174–177.

    Article  Google Scholar 

  16. Wesley, M. A., Chang, S. K. and Hommens, J. H.: A design for an auxiliary associative parallel processor. Fall Joint Computer Conf., 1972, pp. 461–472.

    Google Scholar 

  17. Ohmori, K., Koike, N., Nezu, K. and Suzuki, S.: MICS — a multi-microprocessor system. In: Information Processing 74. North-Holland Publ. Co., Amsterdam, 1974, pp. 98–102.

    Google Scholar 

  18. Enslow, P. H.: Multiprocessors and Parallel Processing. J. Wiley, New York, 1974, pp. 255–273.

    Google Scholar 

  19. Lorin, H.: Parallelism in Hardware and Software, Real and Apparent Concurrency. Englewood Clifs, Prentice Hall, 1971.

    Google Scholar 

  20. Despain, A. M. and Petferson, D. A.: X-tree: A tree structured multiprocessor computer architecture. The Annual Symp. on Computer Architecture, 1978, pp. 144–151.

    Google Scholar 

  21. Wulf, W. A. and Bell, C. G.: C mmp — a multi-miniprocessor. Fall Joint Computer Conf., 1972, pp. 765–777.

    Google Scholar 

  22. Gostelow, A. and Gostelow, K. P.: A computer capable of exchanging processing elements for time. Tech. Report 77, Dep. Comp. Sci., University of California, Irvine, 1976.

    Google Scholar 

  23. Swan, R. J., Fuller, S. H. and Siewiorek, D. P.: The structure and architecture of Cm*A modular, multi-microprocessor. Computer Sci. Res. Rev., Carnegie-Mellon University, Pittsburgh 1976, pp. 25–46.

    Google Scholar 

  24. Bell, C. G. and Newell, A.: The PMS and ISP descriptive systems for computer structures. Spring Joint Computer Conf. 1970, pp. 351–374.

    Google Scholar 

  25. Heart, F. E. et al.: A new minicomputer/multiprocessor for the ARPA network. National Computer Conf. 1973, pp. 529–537.

    Google Scholar 

  26. Sharma, R. L., Shan, J. C., El-Bardai, M. T. and Sharma, K. K.: C-System: Multiprocessor network architecture. In: Information Processing 74. North-Holland Publ. Co., Amsterdam, 1974, pp. 19–23.

    Google Scholar 

  27. Koczola, L. J.: The distributed processor organization. In: Advances in Computers, Vol. 9. F. L. Alt and M. Rubinoff (Editors). Academic Press, New York, 1968, pp. 285–353.

    Google Scholar 

  28. Plander, I.: The reliability of a hierarchic multicomputer system for real time direct industrial process control. Proc. IFIP Congress 71, Ljubljana 1971. North-Holland Publ. Co., Amsterdam 1972, pp. 1168–1173.

    Google Scholar 

  29. Bogomolov, A. A. and Tverdokhlebov, V. A.: Diagnostika slozhnykh sistem. Izd. Naukova dumka, Kiev, 1974.

    Google Scholar 

  30. Hopkins, A. L., JR.: A fault-tolerant information processing concept for space vehicles. IEEE Trans. on Computers, C-20, 1971, 11, 1394–1403.

    Article  Google Scholar 

  31. Avizienis, A. et al.: The STAR (Self-Testing-And-Repairing’l computer: An investigation of the theory and practice of fault-tolerant computer design. IEEE Trans. on Computers, C-20, 1971, 11, 1312–1321.

    Article  Google Scholar 

  32. Kautz, W. H. et al.: Cellular interconnection arrays. IEEE Trans. on Computers, C-17, 1968, 5, 443–451.

    Article  Google Scholar 

  33. Clos, C.: A study of non-blocking switching networks. Bell System Tech. J., 32, 1953, 3, 406–424.

    Google Scholar 

  34. Lang, T. and Stone, H. S.: A shuffle-exchange network with simplified control. IEEE Trans. on Computers, C-25, 1976, 5, 496–503.

    Article  Google Scholar 

  35. Lenfant, J.: Parallel permutations of data: A Benes network control algorithm for frequently used permutations. IEEE Trans. on Computers, C-27, 1978, 7, 637–647.

    Article  MathSciNet  Google Scholar 

  36. Benes, V. E.: Mathematical Theory of Convecting Networks and Telephone Traffic. Academic Press, New York, 1965.

    Google Scholar 

  37. Opferman, D. C. and Tsao-Wu, N. T.: On a class of rearrangeable switching networks. Bell System Tech. J., 50, 1971, 5–6, 1579–1618.

    MathSciNet  Google Scholar 

  38. Batcher, K. E.: Sorting networks and their applications. Proc. 1968 Spring Joint Computer Conf., AFIPS Press, 1968, pp. 307–314.

    Google Scholar 

  39. Waksman, A.: A permutation network. J. ACM, 15, 1968, 1, 159–163.

    Article  MATH  Google Scholar 

  40. Thurber, K. J.: Programmable indexing networks. Proc. 1970 Spring Joint Computer Conf., AFIPS Conf. Proc., Vol. 36. AFIPS Press 1970, pp. 51–58.

    Google Scholar 

  41. Kautz, W. H., Levit, K. N. and Waksman, A.: Cellular interconnection arrays. IEEE Trans. on Computers, C-17, 1968, 5. 443–451.

    Article  Google Scholar 

  42. Rohrbacher, D. and Potter, J. L.: Image processing with the STARAN parallel computer. Computer, 10, 1977, 8, 54–59.

    Article  Google Scholar 

  43. Stone, H. S.: Parallel processing with perfect shuffle. IEEE Trans. on Computers, C-20, 1971, 2, 153–161.

    Article  Google Scholar 

  44. Lawrie, D. H.: Memory processor connection networks. Tech. Report 557, Dep. Comp. Sci., University of Illinois, Urbana, 1973.

    Google Scholar 

  45. Lawrie, D. H.: Access and alignment of data in an array processor. IEEE Trans. on Computers, C-24, 1975, 12, 1145–1155.

    Article  MathSciNet  Google Scholar 

  46. Spiegel, H. J., Mcmillen, R. J. and Mueller, P. T., JR.: A survey of interconnection methods for reconfigurable parallel processing systems. Proc. 1979 National Computer Conf., pp. 529–542.

    Google Scholar 

  47. Vinogradov, I. M.: Osnovy teorii chisel. Izd. Nauka, Moscow, 1972.

    Google Scholar 

  48. Pease, M. C.: An adaption of the fast Fourier transform for parallel processing. J. ACM, 15, 1968, 4, 252–264.

    Article  MATH  Google Scholar 

  49. Glushkov, V. M., Ignatiev, M. B. and Myasnikov, V. A.: Recursive machines and computing technology. In: Information Processing 74. North-Holland Publ. Co., Amsterdam, 1974, pp. 65–70.

    Google Scholar 

  50. Also, H., Tokoro, M., Uchida, S. et al.: A very high-speed microprogrammable pipeline signal processor. In: Information Processing 74. North-Holland Publ. Co., Amsterdam, 1974, pp. 60–64.

    Google Scholar 

  51. Duff, M. J. B., Watson, D. M. and Deutsch, E. S.: A parallel computer for array processing. In: Information Processing 74. North-Holland Publ. Co., Amsterdam, 1974, pp. 94–97.

    Google Scholar 

  52. Plander, I.: Parallel and problem-oriented processors for artificial intelligence and robotics. Pocítace a umeld inteligencia, 1, 1982, 1, 7–33.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute of Technical Cybernetics, Slovak Academy of Sciences, Dúbravská 9, 842 37, Bratislava, Czechoslovakia

    Jozef Mikloško

  2. Computer Centre, Sibirian Branch of the Academy of Sciences of the USSR, Akad. Lavrentev 6, 630 090, Novosibirsk-90, USSR

    Vadim Evgenich Kotov

Authors
  1. Jozef Mikloško
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Vadim Evgenich Kotov
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institute of Technical Cybernetics, Slovak Academy of Sciences, Dúbravská 9, 842 37, Bratislava, Czechoslovakia

    Jozef Mikloško

  2. Computer Centre, Sibirian Branch of the Academy of Sciences of the USSR, Akad. Lavrentev 6, 630 090, Novosibirsk-90, USSR

    Vadim Evgenich Kotov

Rights and permissions

Reprints and permissions

Copyright information

© 1984 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Mikloško, J., Kotov, V.E. (1984). Parallel Processors and Multicomputer Systems. In: Mikloško, J., Kotov, V.E. (eds) Algorithms, Software and Hardware of Parallel Computers. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-11106-2_10

Download citation

  • DOI: https://doi.org/10.1007/978-3-662-11106-2_10

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-662-11108-6

  • Online ISBN: 978-3-662-11106-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation