Skip to main content

MILAN: A Design Environment for Latency and Energy Efficient Implementation of Adaptive Antenna Applications

  • Chapter
Adaptive Antenna Arrays

Part of the book series: Signals and communication technology ((SCT))

  • 854 Accesses

Abstract

Adaptive antenna applications demand high-performance, control and data intensive processing, and are deployed in energy constrained envi-ronments. Heterogeneous embedded systems that integrate several components such as reconfigurable devices, general purpose processors or DSPs, and memory onto a single system are attractive targets for implementing such applications. Such systems support various capabilities such as reconfiguration, dynamic voltage and frequency scaling, and low-power operating states. Such choices during application design result in a large design space that must be traversed efficiently. We propose an embedded system design environment that enables efficient traversal of a large design space. The environment supports modeling of adaptive antenna applications, candidate hardware architectures, mapping information, performance requirements, and design constraints. Using the information captured in the models, the environment facilitates rapid design space exploration using optimization heuristics and hierarchical simulation. The design environment can be used to identify energy and latency efficient mappings for a given application and target hardware, or, if a set of hardware choices are given, select the most energy efficient hardware and the corresponding mapping. We illustrate the advantages of the design environment through efficient hardware selection for, and mapping of, an adaptive minimum variance distortionless response beamformer.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. A. Baghdadi, N. Zergainoh, W. Cesario, T. Roudier and A. Jerraya, “Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems;’ Workshop on Rapid System Prototyping, 2000

    Google Scholar 

  2. Cadence Incisive Verification Platform and Signal Processing Workbench. http://www.cadence.com/products/incisive.html

  3. M. Devlin,“Product Focus DSP: How to Make Smart Antenna Arrays,” Xcell Journal, Ql, 2003

    Google Scholar 

  4. C. Dick, “The Platform FPGA: Enabling the Software Radio” SDR Forum

    Google Scholar 

  5. Generic Modeling Environment (GME 3). http://www.isis.vanderbilt.edu/Projects/gme/ default.html

  6. GPS-6010 Smart Antenna. http://www.stargps.ca/GPS-6010-Manual-E.pdf

  7. Intel PXA255 Processors. http://www.intel.com/design/intelxscale/

  8. A. Ledeczi, J. Davis, S. Neema and A. Agrawal, “Modeling Methodology for Integrated Simulation of Embedded Systems,” ACM Transactions on Modeling and Computer Sim-ulation, Vol. 13, Jan. 2003

    Google Scholar 

  9. Low-power Personal Smart Antenna. http://www.weo.com/ant-tech/ant-tech.htm

  10. Model-based Integrated Simulation. http://milan.usc.edu/

  11. S. Mohanty, V. K. Prasanna, S. Neema and J. Davis, “Rapid Design Space Exploration of Heterogeneous Embedded Systems using Symbolic Search and Multi-Granular Simula-tion,” Language Compilers and Tools for Embedded System, 2002

    Google Scholar 

  12. S. Mohanty and V. Prasanna, “Rapid System-Level Performance Evaluation and Opti-mization for Application Mapping onto SoC Architectures,” IEEE Intl. ASIC/SOC Con-ference, 2002

    Google Scholar 

  13. S. Mohanty and V. K. Prasanna, “An Algorithm Designer’s Workbench for Platform FPGAs,” Field Programmable Logic and Applications, 2003

    Google Scholar 

  14. H. Ondghiri, B. Kaminska and J. Rajski, “A Hardware/software Partitioning Technique with Hierarchical Design Space Exploration,” Custom Integrated Circuits Conference, 1997

    Google Scholar 

  15. J. Ou, S. Choi and V. K. Prasanna,“Performance Modeling of Reconfigurable SoC Archi-tectures and Energy-Efficient Mapping of a Class of Applications,” Field-Programmable Custom Computing Machines, 2003

    Google Scholar 

  16. B. Pattan, “Robust Modulation Methods and Smart Antennas in Wireless Communica-tions,” Prentice Hall, New Jersey, 1999

    Google Scholar 

  17. Power Aware Remote Information System. http://www.raytheon.com/

  18. Power Aware Sensing Tracking and Analysis. http://pasta.east.isi.edu/

  19. PowerPC 405 Embedded Cores. http://www-3.ibm.com/chips/techlib/ techlib.nsf/prod-ucts/PowerPC_405_Embedded_Cores

  20. R. Radhakrishnan and S. Al-Jazzar, “Smart Antennas in Wireless Communication,” http://www.ececs.uc.edu/—radhakri/Research.htm

  21. Seamless Hardware/Software Co-Verification and FPGA Advantage, Mentor Graphics. http://www.mentor.com/

    Google Scholar 

  22. A. Sinha and A. P. Chandrakasan, “JouleTrack-A Web based Tool for Software Energy Profiling,” Design Automation Conference, 2001

    Google Scholar 

  23. Smart Antenna Systems. http://www.iec.org/online/tutorials/smart_ant/

    Google Scholar 

  24. A. Stammermann, L. Kruse, W. Nebel, A. Pratsch, E. Schmidt, M. Schulte and A. Schulz, “System Level Optimization and Design Space Exploration for Low Power,” Int. Sympo-sium on System Synthesis, 2001

    Google Scholar 

  25. TI TMS320 Series DSPs. http://dspvillage.ti.com/

    Google Scholar 

  26. P. van der Wolf, P. Lieverse, M. Goel, D. La Hei and K. Vissers,“An MPEG2 Decoder Case Study as a Driver for a System Level Design Methodology,” IEEE Workshop in Hardware Software Codesign, 1999

    Google Scholar 

  27. Xilinx Virtex-II Pro and Xilinx System Generator for Simulinlc. http://www.xilinx.com/

  28. Xilinx XPower and ModelSim, Xilinx Edition II. http://www.xilinx.com/ xlnx/xil_prod-cat_product.jsp?title=xpower

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Mohanty, S., Ou, J., Prasanna, V.K. (2004). MILAN: A Design Environment for Latency and Energy Efficient Implementation of Adaptive Antenna Applications. In: Chandran, S. (eds) Adaptive Antenna Arrays. Signals and communication technology. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-662-05592-2_26

Download citation

  • DOI: https://doi.org/10.1007/978-3-662-05592-2_26

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-05775-5

  • Online ISBN: 978-3-662-05592-2

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics