Abstract
This work has introduced several new concepts for the design of multi-processor systems in embedded designs, which rely on hardware virtualization. By exploiting a hardware-based virtualization concept, design flows for a variety of use cases, which span from highly reliable to parallel executable systems, are covered. In particular, the Agile Processing scheme allows the transparent switch between sequential and parallel execution of tasks, whereas the degree of parallelization can be scaled dynamically. Resolving the usually static task-processor bindings and keeping task memories strictly disjoint enables features known from software-managed operating systems without abandoning the requirements, which are often crucial for embedded systems: Predictable execution times, strict memory separation for safety reasons, and the availability of fault detection and fault recovery mechanisms, just to name a few.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsAuthor information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2014 Springer Fachmedien Wiesbaden
About this chapter
Cite this chapter
Biedermann, A. (2014). Conclusion and Outlook. In: Design Concepts for a Virtualizable Embedded MPSoC Architecture. Springer Vieweg, Wiesbaden. https://doi.org/10.1007/978-3-658-08047-1_5
Download citation
DOI: https://doi.org/10.1007/978-3-658-08047-1_5
Publisher Name: Springer Vieweg, Wiesbaden
Print ISBN: 978-3-658-08046-4
Online ISBN: 978-3-658-08047-1
eBook Packages: Computer ScienceComputer Science (R0)