The Virtualizable MPSoC: Requirements, Concepts, and Design Flows


The previous Chapter has introduced a hardware-based virtualization procedure for tasks running on embedded processors. This architecture enables task migration at runtime and, thus, provides a huge degree in execution dynamism. However, by now, the aspect of designing systems for this virtualizable architecture has not been considered.


Parallel Execution Design Flow Task Graph Execution Scheme Parallelize Task 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Copyright information

© Springer Fachmedien Wiesbaden 2014

Authors and Affiliations

  1. 1.ICSTechnische Universitä DarmstadtDarmstadtGermany

Personalised recommendations