Skip to main content

Part of the book series: Springer Series in ((SSMATERIALS,volume 24))

  • 155 Accesses

Abstract

With the increasing size of highly integrated circuits caused by their ever increasing complexity — bearing in mind the diminishing dimensions of structures, and diffusion depths, in VLSI and ULSI — the detrimental effect of lattice distortions within the very small and shallow electrically active zones has increased considerably. Most of the lattice distortions are caused by precipitated transition metal impurities which were introduced into the wafers by diffusion of unintentional surface contaminants during the large number of process steps required to fabricate a modern device. In order to achieve sufficiently high yields, the number of faulty structures must be drastically reduced. Therefore, the tolerable impurity concentrations shrunk considerably. As a consequence, new specifications limiting the concentrations of impurities in device fabrication were set up concerning mainly the concentrations of iron, nickel, and copper. In order to control these new specifications the suppliers of polished wafers and their customers had to agree on suitable measurement techniques.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 74.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. W. Bergholz, V. Penka, G. Zoth: Analytical Techniques for Semiconductor Materials and Process Characterization, ed. by B.O. Kolbesen, D.V. McCaughan, W. Vandervorst (The Electrochem. Soc, Pennington, NJ 1989) p.29

    Google Scholar 

  2. K. Graff: Semiconductor Processing and Equipment Symposium Technical Proceedings (Semiconductor Equipment and Materials Institute, Zürich 1983) p.9

    Google Scholar 

  3. A. Rohatgi, J.R. Davis, R.H. Hopkins, P. Rai-Choudhury, P.G. McMullin: Solid-State Electron. 23, 415 (1980)

    Article  CAS  Google Scholar 

  4. R. Iscoff: Semicond. Inťl Jan. 1991 p.60

    Google Scholar 

  5. FORD Q 101 (1985). This internal report can be requested from Ford Company USA or from respective national representatives in various languages.

    Google Scholar 

  6. W. Bergholz, G. Zoth, H. Wendt, S. Sauter, G. Asam: Siemens Forsch. Entwickl. Ber. 16, 241 (1987)

    CAS  Google Scholar 

  7. H. Föll, V. Lehmann, G. Zoth, F. Gelsdorf, B. Göttinger: Analytical Techniques for Semiconductor Materials and Process Characterization, ed. by B.O. Kolbesen, D.V. McCaughan, W. Vandervorst (Electrochem. Soc. Berlin 1989) Abstr.03

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Rights and permissions

Reprints and permissions

Copyright information

© 1995 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Graff, K. (1995). Requirements of Modern Technology. In: Metal Impurities in Silicon-Device Fabrication. Springer Series in Materials Science , vol 24. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-97593-6_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-97593-6_7

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-97595-0

  • Online ISBN: 978-3-642-97593-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics