Abstract
IC design systems are embedded in environments which present different demands, and which in addition are subject to continuous change. The CAD system VENUS which is the subject of this book supports the design of integrated circuits from the logic level down to the mask level and the generation of the production and test data. The physical design is almost completely automated, whereas the logic design is still carried out interactively. Higher levels of design include complexities which are still not subject to IC design, at least not for standard IC design systems. However, there is no doubt that before long, higher levels such as the module level will also be a part of the IC design. Modules, which today are still realized on pc-boards, will then be complex parts (macrocells) of the chip. This expansion of the IC design has been accompanied by an increase in the automation of the design process by means of intelligent analysis and synthesis programs: thus the functional scope of IC design system is enlarged. This expansion is occurring in three areas:
-
First, design methods with higher degrees of freedom with respect to the application scheme are provided. They will allow a better utilization of technological potential.
-
Second, more support functions are also offered for the design of the higher levels up to the system and architecture design.
-
With increasing chip complexity, programmable components for the implementation of chip functions are used more and more. Programming and testing these components requires resources such as those found today in microcomputer development systems.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Literature - Chapter 7
Gonauser, M.; Kober, R.; Wenderoth, W.: A Methodology for Design of Digital Systems and Requirement for a Computer Aided System Design Environment. Proc. IFIP WG 10. 1 Working Conf. Methodology for Computer System Design, Lille, France, 1983.
Siewiorek, D. P.; Guise, D.; Birmingham, W. P.: Proposal of Research on DEMETER: Design Methodology and Environment. Carnegie-Mellon-University, Jan. 22, 1983.
Gonauser, M.; Sauer, A.: Needs for High Level Design Tools. Proc. IEEE Int. Conf. Computer Design, 1983.
Egger, F.; Frantz, D.; Gonauser, M.: SMILE-A Multilevel Simulation System. Proc. IEEE Int. Conf. Computer Design (ICCD) 1984, pp. 188–193.
Fujita, T.; Goto, S. W.: Knowledge - Base and Algorithm for VLSI Design. Proc. ISCAS 85, pp. 877 ff.
Lob, C.; Spickelmier, R.; Newton, A. R.: Circuit Verification Using Rule-Based Expert System Critic. Proc. ISCAS 85, pp. 881 ff.
Kowalski, T. J.; Geiger, D. J.; Wolf, W.; Fichtner, W.: The VLSI Design Automation Assistant: A Birth in Industry. Proc. ISCAS 85, pp. 889ff.
Bushneil, M. L.; Director, S.W.: ULYSSES: An Expert System Based VLSI Design Environment. Proc. ISCAS 85, pp. 893 ff.
Horneber, E.-H.; Feldmann, U.: Timing Simulation and Mixed-Mode Simulation of MOS Integrated Circuits. Siemens Research and Development Reports 11 (1982), pp. 12–21.
De Man, H.; Reynaert, P.; Bolsens, I.: Guided Mixed-Mode Circuit-Timing Simulation. Proc. Europ. Conf. Circuit Theory and Design, pp. 429–432. Stuttgart, Sept. 1983.
Engl, W. L.; Dirks, H. K.: Functional Device Simulation by Merging Numerical Building Blocks. Proc. of NASECODE II, pp. 34–62. Dublin, 1981.
Le Faou, C.: Hierarchical Multilevel Mixed-Mode Simulation in CASCADE. IMAG/ ARTEMIS Res. Rep. No. 513, Grenoble, Mars 1985.
Dirks, H. K.; Eickhoff, K.-M.: Numerical Models and Table Models for MOS Circuit Analysis. Proc. of NASECODE IV Conf., Dublin, 1985.
Selberherr, S.: Analysis and Simulation of Semiconductor Devices. Wien: Springer 1984.
Miller, J. J. H. (ed.): New Problems and Solutions for Device and Process Modeling. Dublin: Boole Press 1985.
Selberherr, S.: Numerical Modeling of MOS Devices: Methods and Problems, pp. 122–137 in [7.15].
Shigyo, N.; Onga, S.; Dang, R.: A Three-Dimensional MOS Device Simulator, pp. 138-149 in [7.15].
Fukuma, M.: Recent Activities in Process and Device Modeling in NEC. pp. 24–34 in [7.15].
Prendergast, J.: An Integrated Approach to Modeling. Proc. of NASECODE IV Conf., Dublin, 1985.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 1987 Springer-Verlag Heidelberg
About this chapter
Cite this chapter
Hörbst, E., Müller-Schloer, C., Schwärtzel, H. (1987). Outlook. In: Design of VLSI Circuits. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-95525-9_7
Download citation
DOI: https://doi.org/10.1007/978-3-642-95525-9_7
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-95527-3
Online ISBN: 978-3-642-95525-9
eBook Packages: Springer Book Archive