Skip to main content
SpringerLink
Log in
Book cover

Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme pp 33–41Cite as

Synthese von Komplexgatter-Schaltnetzen unter Berücksichtigung der Transistoranzahl

  • Conference paper

  • 43 Accesses

Part of the book series: Informatik—Fachberichte ((INFORMATIK,volume 255))

Zusammenfassung

Die Bedeutung der (C)MOS-Technologien insbesondere für den größer werdenden Bereich der anwendungsspezifischen integrierten Schaltungen (ASICs) steigt ständig weiter. Es sind daher Synthese-Verfahren erforderlich, die auf die Besonderheiten dieser Technologien zugeschnitten sind.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   54.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   69.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. Brayton. Algorithms for multi-level logic synthesis and optimization. In AS’I on Logic Synthesis and Silicon Compilation for VLSI, pages 197–248. NATO, 1986.

    Google Scholar 

  2. M. Clemens. Synthese von Komplex-Gatter-Schaltnetzen in NORA-Logik. Fortschr.-Ber. VDI Reihe 9 Nr. 80. VDI-Verlag, Düsseldorf, 1988.

    Google Scholar 

  3. J.N. Culliney. Topics in MOSFET network design. Technical Report UIUCDCS-R-77–851, Depart. Comput. Sci., Univ. Illinois, 1977.

    Google Scholar 

  4. Y.M. El-Ziq and S.Y.H. Su. Logic design automation of diagnosable MOS combinational logic networks. In Design Aut. Conf., pages 201–215, 1977.

    Google Scholar 

  5. N.F. Goncalves and H. DeMan. NORA: A racefree dynamic CMOS technique for pipelined logic structures. IEEE J. Solid-State Circuits, 18: 261–266, 1983.

    Article  Google Scholar 

  6. D. Gregory, K. Bartlett, A. de Geus, and G. Hachtel. SOCRATES: A system for automatically synthesizing and optimizing combinational logic. In Design Aut. Conf., pages 79–85. IEEE, 1986.

    Google Scholar 

  7. T. Ibaraki and S. Muroga. Synthesis of network with a minimum number of negative gates. IEEE Trans. On Computers, 20: 49–58, 1971

    Article  MATH  MathSciNet  Google Scholar 

  8. II. C. Lai and S. Muroga. Automated logic design of MOS networks. In J. T. Tou, editor, Advances in Information Systems Science, vol. 9. Plenum, New York, 1985.

    Google Scholar 

  9. H.C. Lai and S. Muroga. Design of MOS networks in single-rail input logic for incompletely specified functions. IEEE Trans. on Comput. Aid. Design, 7: 339–345, 1988.

    Article  Google Scholar 

  10. T.K. Liu. Synthesis algorithms for 2-level MOS networks. IEEE Trans. on Computers, 24: 72–79, 1975.

    Article  MATH  Google Scholar 

  11. K. Nakamura. Synthesis of gate-minimum multi-output two-level negative gate networks. IEEE Trans. on Computers, 28: 768–772, 1979.

    Article  MATH  Google Scholar 

  12. K. Nakamura, N. Tokura, and T. Kasami. Minimal negative gate networks. IEEE Trans. on Computers, 21: 5–11, 1972.

    Article  MATH  MathSciNet  Google Scholar 

  13. B. Reusch. Generation of prime implicants from subfunctions and a unifying approach to the covering problem. IEEE Trans. on Computers, 24: 924–930, 1975.

    Article  MATH  MathSciNet  Google Scholar 

  14. Ch. Wolters. CMOS-Schaltnetz-Synthese mit Komplexgattern. 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dosis GmbH, Betenstr. 3-5, 4600, Dortmund 1, Deutschland

    Christian Wolters

Authors
  1. Christian Wolters
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Lehrstuhl Informatik I, Universität Dortmund, Postfach 500500, D-4600, Dortmund 50, Deutschland

    Bernd Reusch

Rights and permissions

Reprints and permissions

Copyright information

© 1990 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wolters, C. (1990). Synthese von Komplexgatter-Schaltnetzen unter Berücksichtigung der Transistoranzahl. In: Reusch, B. (eds) Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme. Informatik—Fachberichte, vol 255. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-84304-4_4

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-84304-4_4

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-53163-0

  • Online ISBN: 978-3-642-84304-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation