Skip to main content

ATTACC — an Automated Tool for Timing Analysis and Cell Characterization

  • Conference paper
Book cover Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme

Part of the book series: Informatik—Fachberichte ((INFORMATIK,volume 255))

  • 35 Accesses

Abstract

Some of the most time consuming tasks in generating and maintaining ASIC cell libraries are cell simulation, characterization, documentation and data transfer to functional simulator models. An automated software tool for these tasks is presented here. The ATTACC program system is interfaced to the CAD tool set used at the IMS for library generation. It uses SPICE simulations to determine delay parameters, load dependencies, and timing constraints of ASIC cells. Data sheets are produced automatically, and the timing parameters are automatically included in HILO simulator models. The tool has been used in the characterization and documentation of two CMOS cell libraries and has been employed for making design tradeoffs during cell design. It has significantly eased the task of managing the design and maintenance of the IMS cell libraries.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 54.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 69.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M. Beunder, B. Höfflinger, J. Kernhof, “New directions in semicustom arrays”, IEEE Journal of Solid State Circuits, Vol. 23, No. 3, 1988, pp. 728–735.

    Article  Google Scholar 

  2. Genrad Ltd, HILO Reference Manual,1988.

    Google Scholar 

  3. D. E. Knuth, The TEXbook, Addison Wesley, Reading, MA, 1986.

    Google Scholar 

  4. G. Roos, J. Leenstra, T. Schwederski, L. Spaanenburg, B. Höfflinger, “On structured Gate Forest VLSI design”, Microprocessing and Microprogramming, Vol. 27, 1989, pp. 785–792.

    Article  Google Scholar 

  5. VLSI Technology Inc., VLSI Tool Reference Manual,1988.

    Google Scholar 

  6. VLSI Technology, VTISpice Manual,1988.

    Google Scholar 

  7. P. Yin, T. Chan, “VLSI circuit design” in VLSI Handbook, J. Di Giacomo, Ed., McGraw-Hill, New York, NY, 1989, pp. 7. 1–7. 30.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1990 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Schwederski, T., Büchner, T., Haas, W., Zahn, M. (1990). ATTACC — an Automated Tool for Timing Analysis and Cell Characterization. In: Reusch, B. (eds) Rechnergestützter Entwurf und Architektur mikroelektronischer Systeme. Informatik—Fachberichte, vol 255. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-84304-4_19

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-84304-4_19

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-53163-0

  • Online ISBN: 978-3-642-84304-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics