Skip to main content
SpringerLink
Log in
Book cover

MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems pp 555–627Cite as

CMOS Analog-to-Digital and Digital-to-Analog Conversion Systems

  • Chapter

  • 464 Accesses

Part of the book series: Communications and Control Engineering Series ((CCE))

Abstract

Analog-to-digital (A/D) converters (ADCs) are used to transform continuous-time (analog) signals (typically voltages) to digital data (numbers) which can then be easily processed, stored, and/or transmitted digitally. Digital-to-analog (D/A) converters (DACs) transform digital numbers to equivalent analog signals. A/D and D/A converters, called data converters, link analog (physical) signals and digital devices and computers.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References and Sources for Further Reading

  1. Seitzer, D.; Pretzl, G.; Hamdy, N. A.: Electronic Analog-to-Digital Converters. New York: John Wiley (1983)

    Google Scholar 

  2. Sheingold, D. H. (Ed.): Analog-digital Conversion Handbook. Analog Devices Inc.: Norwood, Massachusetts (1982)

    Google Scholar 

  3. Hnatek, E.: A User Handbook for D/A and A/D Converters. New York: John Wiley (1976)

    Google Scholar 

  4. Gray, P. R.; Hodges, D. A.: Analog-digital conversion techniques for telecommunications applications. in the book: Tsividis, Y.; Antognetti, E. (eds.): Design of MOS VLSI Circuits for Telecommunication. Englewood Cliffs: Prentice Hall (1985)

    Google Scholar 

  5. Allen, P. E.; Sanchez-Sinencio, E.: Switched Capacitor Circuits. New York: Van Nostrand: (1984)

    Google Scholar 

  6. Mayor, J.; Jack, M. A.; Denyer, P. B.: Introduction to MOS LSI Design. London: Addison\Vesley (1983)

    Google Scholar 

  7. Cooling, J. E.: Real-Time Interfacing-Engineering Aspects of Microprocessor peripherical Systems. London: Van Nostrand (1986)

    Google Scholar 

  8. Gordon, B. M.: Linear electronic analog/digital conversion architectures, their origins, parameters, limitations, and applications. IEEE Trans. Circuits and Systems CAS-25 (1978) 391–418

    Google Scholar 

  9. Blesser, B. A.: Digitization of audio: a comprehensive examination of theory, implementation and current practice. Journal of the Audio Engineering Society 26 (1978) 739–771

    Google Scholar 

  10. Claasen, T.A.C.M.; Mecklenbräuker, W.F.G.; Peek, J.B.H.; Van Hurck, N.: Signal processing method for improving the dynamic range of A/D and D/A converters. IEEE Trans. Acoustics, Speech, and Signal Processing ASSP-28 (1980) 529–538

    Google Scholar 

  11. Hancock, J.: Vertical accuracy holds key to digital scope performance. Electronic Design (1987) 99–104

    Google Scholar 

  12. Bloom, P. J.: High-quality digital audio in the entertainment industry: an overview of achievements and challenges. IEEE ASSP Magazine (1985) 2–25

    Google Scholar 

  13. Hester, R.K.: Analog interfaces for digital signal processing systems. IEEE Proc. Int. Symposium on Circuits and Systems, San Jose, USA (1986) 133–136

    Google Scholar 

  14. Kester, WA.: Characterizing and testing A/D and D/A converters for color video applications. IEEE Trans. Circuits and Systems CAS-25 (1978) 539–550

    Google Scholar 

  15. Rebold, T. A.; Irons, F. H.: A phase-plane approach to the compensation of high-speed analog-to-digital converters. IEEE Proc. Int. Symposium on Circuits and Systems, Philadelphia (1987) 455–458

    Google Scholar 

  16. Labouff, M.; Sockolov, S.: Test flash a-d converters to unearth hidden specs. Electronic Design 25 (1987) 119–123

    Google Scholar 

  17. Erb, E. D.; Wierzba, G. M.: Expression for the output resistance of a switched R-2R ladder network. IEEE Trans. Circuits and Systems CAS-30 (1983) 167–169

    Google Scholar 

  18. Singh, S. P.; Prabhakar, A.; Bhattacharyya, A. B.: Modified C-2C ladder voltage divider for application in PCM A/D converters. Electronics Letters 19 (1983) 788–789

    Article  Google Scholar 

  19. Nagaraj, K.: High-resolution switched-capacitor algorithmic digital-to-analog converter. Proceedings of IEE 132 (1985) 200–204

    Google Scholar 

  20. Payton, R. M.; Savic, M.: Scorpion DAC: a new family of switched-capacitor D/A converters. Electronics Letters 22 (1986) 1320–1322

    Article  Google Scholar 

  21. Mack, W. D.; Horowitz, M.; Blauschild, R. A.: A 14 bit dual-ramp DAC for digital-audio systems. IEEE J. Solid-State Circuits SC-17 (1982) 1118–1126

    Google Scholar 

  22. Naylor, J. R.: A complete high-speed voltage output 16-bit monolithic DAC. IEEE J. Solid-State Circuits SC-18 (1983) 729–735

    Google Scholar 

  23. Schouwenaars, H. J.; Dijkmans, E. C.; Kup, B. M. J.; van Tuijl, E. J. M.: A monolithic dual 16-bit D/A converter. IEEE J. Solid-State Circuits SC-21 (1986) 424–429

    Google Scholar 

  24. Naus, P. J. A.; Dijkmans, E. C.; Stikvoort, E. F.; McKnight, A. J.; Holland, D. J.; Bradinal, W.: A CMOS stero 16-bit D/A converter for digital audio. IEEE J. Solid-State Circuits SC-22 (1987) 390–395

    Google Scholar 

  25. Joy, A. K.; Killips, R. J.; Saul, P. H.: An inherently monotonic 7-bit CMOS ADC for video applications. IEEE J. Solid-State Circuits SC-21 (1986) 436–440

    Google Scholar 

  26. Bruggemann, H.: Ultrafast feedback A/D conversion made possible by a nonuniform error quantizer. IEEE J Solid-State Circuits SC-18 (1983) 99–105

    Google Scholar 

  27. Ternes, G. C.: High-accuracy pipeline A/D convertor configuration. Electronics Letters 21 (1985) 762–763

    Article  Google Scholar 

  28. Grant, P. S.; Smith, K. F.: Monontonic dual-ladder A/D conversion. IEEE J. Solid-State Circuits SC-22 (1987) 295–297

    Google Scholar 

  29. Lewis, S. H.; Gray, P. R.: Circuit techniques for monolithic CMOS video analog-to-digital conversion. IEEE Proc. Int. Symposium on Circuits and Systems, Philadelphia, USA (1987) 1092–1095

    Google Scholar 

  30. Lewis, S.H; Gray, P.R.: A pipelined 5-Msample/s 9-bit analog-to-digital converter. IEEE J. Solid-State Circuits SC-22 (1987) 954–961

    Google Scholar 

  31. Seki, H.; Mori, S.: Analog to digital and digital to analog converters using switched capacitor amplifier. IEEE Proc. Int. Symposium on Circuits and Systems, Kyoto, Japan (1985) 337340

    Google Scholar 

  32. Watanabe, K.; Matsumoto, H.: Switched-capacitor data converters using subranging techniques. IEEE Proc. Int. Symposium on Circuits and Systems, San Jose, USA (1986) 809–812

    Google Scholar 

  33. Matsumoto, H.; Watanabe, K.: Switched-capacitor algorithmic digital-to-analog converters. IEEE Trans. Circuits and Systems CAS-33 (1986) 721–724

    Google Scholar 

  34. McCreary, J. L.; Gray, P. R.: All-MOS charge redistribution analog-to-digital conversion techniques — Part I. IEEE J. Solid-State Circuits SC-10 (1975) 371–379

    Google Scholar 

  35. Suarez, R. E.; Gray, P. R.; Hodges, D. A.: All-MOS charge redistribution analog-to-digital conversion techniques — Part II. IEEE J. Solid-State Circuits SC-10 (1975) 379–385

    Google Scholar 

  36. Redfern, T. P.; Connolly Jr., J. J.; Chin, S. W.; Frederiksen, T. M.: A monolithic charge-balancing successive approximation A/D technique. IEEE J. Solid-State Circuits SC-14 (1979) 912–920

    Google Scholar 

  37. Lee, H.-S.; Hodges, D. A.: Self-calibration technique for A/D converters. IEEE Trans. Circuits and Systems CAS-30 (1983) 188–190

    Google Scholar 

  38. Lee, H.-S.; Hodges, D. A.; Gray, P. R.: A self-calibrating 15 bit CMOS A/D converter. IEEE J. Solid-State Circuits SC-19 (1984) 813–819

    Google Scholar 

  39. Nagaraj, K.; Singhal, K.: High-CMRR stray-insensitive switched-capacitor differential input stage for A/D converters. Electronics Letters 22 (1986) 43–44

    Article  Google Scholar 

  40. Yee, Y. S.; Terman, L. M.; Heller, L. G.: A two-stage weighted capacitor network for D/A–A/D conversion. IEEE J. Solid-State Circuits SC-14 (1979) 778–781

    Google Scholar 

  41. Gray, P. R.; Hodges, D. A.: All-MOS analog-digital conversion techniques IEEE Trans. Circuits and Systems CAS-25 (1978) 482–489

    Google Scholar 

  42. Maloberti, F.; Montecchi, F.: A new type of successive approximation A/D converter with switched capacitors. Alta Frequenza 51 (1982) 93–95

    Google Scholar 

  43. Yung, H. T.; Chao, K. S.: A highr-resolution R-2R A/D conversion technique. IEEE Proc. Int. Symposium on Circuits and Systems; San Jose, USA (1986) 1286–1289

    Google Scholar 

  44. Li, P. W.; Chin, M. J.; Gray, P. R.; Castello, R.: A ratio-independent algorithmic analog-todigital conversion technique. IEEE J. Solid-State Circuits SC-19 (1984) 828–836

    Google Scholar 

  45. Watanabe, K.; Matsumoto, H.: Switched-capacitor algorithmic digital-to-analog and analog-to-digital converters. IEEE Proc. Int. Symposium on Circuits and Systems, Kyoto, Japan (1985) 331–332

    Google Scholar 

  46. Onodera, H.; Tamaru, K.: A cyclic analog-to-digital converter using switched capacitor integrator. IEEE Proc. Int. Symposium on Circuits and Systems, Kyoto, Japan (1985) 333–336

    Google Scholar 

  47. Onodera, H.; Tateishi, T.; Tamaru, K.: A cyclic A/D converter that does not require ratio-matched components. IEEE J. Solid-State Circuits SC-23 (1988) 152–158

    Google Scholar 

  48. Watanabe, K.; Chung, W.-S.: A switched-capacitor interface for intelligent capacitive transducers. IEEE Trans. Instrumentation and Measurement IM-35 (1986) 472–476

    Google Scholar 

  49. Shih, C.-C.; Li, P.-W.; Gray, P. R.: Ratio independent cyclic A/D and D/A conversion using a recirculating reference approach. IEEE Trans. Circuits and Systems CAS-30 (1983) 772774

    Google Scholar 

  50. Shih, C. C.; Gray, P. R.: Reference refreshing cyclic analog-to-digital and digital-to-analog converters. IEEE J. Solid-State Circuits SC-21 (1986) 544–554

    Google Scholar 

  51. Lee, C. C.; A new switched-capacitor realization for cyclic analog-to-digital converter. IEEE Proc. Int. Symposium on Circuits and Systems, Newport Beach, USA (1983) 1261–1265

    Google Scholar 

  52. Nagaraj, K.; Turner, R. E.: Precision switched-capacitor attenuator. IEEE Trans. Circuits and Systems CAS-34 (1987) 446–447

    Google Scholar 

  53. Candy, J. C.; Ninke, W. H.; Wooley, B. A.: A per-channel A/D converter having 15-segment e u-255 companding. IEEE Trans. Communications COM-24 (1976) 33–42

    Google Scholar 

  54. Candy, J. C.: A use of double integration in sigma-delta modulation. IEEE Trans. Communications COM-33 (1985) 249–258

    Google Scholar 

  55. Agrawal, B. P.; Shenoi, K.: Design methodology for E A M. IEEE Trans. Communications COM-31 (1983) 360–370

    Google Scholar 

  56. Van de Plassche, R. J.: A sigma-delta modulator as an A/D converter. IEEE Trans. Circuits and Systems CAS-25 (1978) 510–514

    Google Scholar 

  57. Hauser, M. W.; Hurst, P. J.; Brodersen, R. W.: MOS ADC-filter combination that does not require analog components. Proceedings of 1985 International Solid-State Circuits Conference, USA (1985) 80–81

    Google Scholar 

  58. Hauser, M. W.; Brodersen, R. W.: Circuit and technology considerations for MOS delta-sigma A/D converters. IEEE Proc. Int. Symposium on Circuits and Systems, San Jose, USA (1986) 1310–1315

    Google Scholar 

  59. Fiedler, H. L.; Hoefflinger, B.: A CMOS pulse density modulator for high-resolution A/D converters. IEEE J. Solid-State Circuits SC-19 (1984) 995–996

    Google Scholar 

  60. Roettcher, U.; Fiedler, H. L.; Zimmer, G.: A compatible CMOS-JFET pulse density modulator for interpolative high-resolution A/D conversion. IEEE J. Solid-State Circuits SC-21 (1986) 446–452

    Google Scholar 

  61. Koch, R.; Heise, B.; Eckbauer, F.; Engelhardt, E.; Fisher, J. A.; Parzefall, F.: A 12-bit sigma-delta analog-to-digital converter with a 15-MHz clock rate. IEEE J. Solid-State Circuits. SC-21 (1986) 1003–1010

    Google Scholar 

  62. Rose, C. D.: A new way to cut the cost of A-to-D converters–digital signal processor advances make oversampling practical. Electronics 31 (1986) 42–44

    Google Scholar 

  63. Paulos, J. J.; Brauns, G. T.; Steer, M. B.; Ardalan, S. H.: Improved signal-to-noise ratio using tri-level delta-sigma modulation. IEEE Proc. Int. Symposium on Circuits and Systems, Philadelphia, USA (1987) 463–466

    Google Scholar 

  64. Shoji, Y.; Suzuki, T.: Improved double integration delta-sigma modulations for A to D and D to A conversion. IEEE Proc. Int. Symposium on Circuits and Systems, Philadelphia, USA (1987) 451–454

    Google Scholar 

  65. Yukawa, A.: Constraints analysis for oversampling A-to-D converter structures on VLSI implementation. IEEE Proc. Int. Symposium on Circuits and Systems, Philadelphia, USA (1987) 467–472

    Google Scholar 

  66. Lee, W. L.; Sodini, C. G.: A topology for higher order interpolative coders. IEEE Proc. Int. Symposium on Circuits and Systems, Philadelphia, USA (1987) 459–462

    Google Scholar 

  67. Dijkstra, E.; Degrauwe, M.; Rijmenants, J.; Nys, O.: A design methodology for decimation filters in sigma-delta A/D converters. IEEE Proc. Int. Symposium on Circuits and Systems, Philadelphia, USA (1987) 479–482

    Google Scholar 

  68. Lamkemeyer, M.; Brockherde, W.; Hosticka, B. J.; Richert, P.: Switched-capacitor noise-shaping coders of higher order for A/D conversion. Electronics Letters 21 (1985) 10391040

    Google Scholar 

  69. Van der Kam, J. J.: A digital ‘decimating’ filter for analog-to-digital conversion of hi-fi audio signals. Philips Technical Review 42 (1986) 230–238

    Google Scholar 

  70. Gray, R. M.: Oversampled sigma-delta modulation. IEEE Trans. on Communications COM-35 (1987) 481–489

    Google Scholar 

  71. Giancarlo, C. H.; Sodini, C. G.: A slope adaptive delta modulator for VLSI signal processing systems. IEEE Trans. Circuits and Systems. CAS-33 (1986) 51–58

    Google Scholar 

  72. Ardalan, S. H.; Paulos, J. J.: An analysis of nonlinear behavior in delta-sigma modulators. IEEE Trans. Circuits and Systems CAS-34 (1987) 593–603

    Google Scholar 

  73. Stockton, J. R.: Towards the accurate digitisation of smoothly varying waveforms. Journal of Physics E: (Scientific Instruments) 20 (1987) 33–39

    Article  Google Scholar 

  74. Gosslau, A.; Gottwald, A.: The influence of a loop delay on the dynamic behaviour of a first-order E M. Proc. European Conf. on Circuit Theory and Design ECCTD-87, Paris, France (1987) 121–126

    Google Scholar 

  75. Jamal, H.; Holmes, F. E.: A digital dual-slope analogue to digital convertor. IEEE Proc. G. Electronic Circuits and Systems 132 (1985) 149–152

    Article  Google Scholar 

  76. Taha, S. M. R.: Speed improvements for dual-slope A/D converters. IEEE Trans. Instrumentation and Measurement IM-34 (1985) 630–635

    Google Scholar 

  77. Klonowski, P.: Analog-to-digital conversion using voltage-to-frequency converters. Application Note Nr. 617/329–4700 Analog Devices (1986)

    Google Scholar 

  78. Trump, B. C.: Through continuous integration, v-f converter raises accuracy of cumulative measurements. Electronic Design 17 (1986) 183–188

    Google Scholar 

  79. Watanabe, K.; Matsumoto, H.; Fujiwara, K.: Switched-capacitor frequency-to-voltage and voltage-to-frequency converters. IEEE Trans. Circuits and Systems CAS-33 (1986) 836–838

    Google Scholar 

  80. Milne, B.: Precision IC performs 22-bit a-d conversions. Electronic Design (1987) 65–66

    Google Scholar 

  81. Mego, T. J.: Resolve 22 bits easily with charge-balance ADCs. Electronic Design 25 (1987) 109–114

    Google Scholar 

  82. Robert, J.; Temes, G. C.; Valencic, V.; Dessoulavy, R.; Deval, P.: A 16-bit low-voltage CMOS A/D converter. IEEE J. Solid-State Circuits SC-22 (1987) 157–163

    Google Scholar 

  83. Matsuya, Y.; Uchimura, K.; Iwata, A.; Kobayashi, T.; Ishikawa, M.; Yoshitome, T.: A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping. IEEE J. Solid-State Circuits SC-22 (1987) 921–929

    Google Scholar 

  84. Van de Grift, R.E.J.; Rutten, I.W.J.; Van der Veen, M.: An 8-bit video ADC incorporating folding and interpolation techniques. IEEE J. Solid-State Circuits SC-22 (1987), 944–953

    Google Scholar 

  85. Van de Plassche, R.; Baltus, P.: The design of an 8-bit folding analog-to-digital converter. Philips Journal of Research (1987) 482–509

    Google Scholar 

  86. Fotouhi, B.; Hodges, DA.: High-resolution A/D conversion in MOS/LSI. IEEE J. Solid-State Circuits SC-14 (1979) 920–926

    Google Scholar 

  87. Yang, J.W.; Martin, K.W.: High-resolution low-power CMOS D/A converter. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 2821–2824

    Google Scholar 

  88. Tietze, U.; Schenk, Ch.: Halbleiter-Schaltungstechnik. Springer-Verlag Berlin (1985)

    Google Scholar 

  89. Tompkins, W.J.; Webster, J.G. (editors): Interfacing sensors to the IBM PC. Prentice Hall, New Jersey (1988)

    Google Scholar 

  90. Watanabe, K.; Ternes, G.C.; Moriuchi, Y.: A new digital-to-analog conversion algorithm. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 2817–2820

    Google Scholar 

  91. Ternes, G.C.; Wang, F.-H.; Watanabe, K.: Novel pipeline data converters. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 1943–1946

    Google Scholar 

  92. Kunsagi, L.; Ternes, G.C.: Buffer-based switched-capacitor gain stages. Electronics Letters 24 (1988) 254–255

    Article  Google Scholar 

  93. Steyart, M.: High accuracy pipeline D/A convertor configuration. Electronics Letters 24 (1988) 272–274

    Article  Google Scholar 

  94. Valencic, V.; Deval, P.; Krummenacher, F.: 8-bit micropower algorithmic A/D convertor. Electronics Letters 23 (1987) 932–933

    Article  Google Scholar 

  95. Robert, J.; Deval, P.: A second-order high-resolution incremental A/D converter with offset and charge injection compensation. IEEE J. Solid-State Circuits SC-23 (1988) 736–741

    Google Scholar 

  96. Ritoniemi, T.; Karema, T.; Tenhunen, H.; Lindell, M.: Fully differential CMOS sigma-delta modulator for high performance analog-to-digital conversion with 5V operating voltage. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 2321–2326

    Google Scholar 

  97. Boser, B.E.; Wooley, BA.: Quantization error spectrum of sigma-delta modulators. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 2331–2334

    Google Scholar 

  98. Chen, K.; Svensson, C.; Yuan, J.-R.: A CMOS implementation of a video-rate successive approximation A/D converter. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 2577–2580

    Google Scholar 

  99. Maloberti,F.; Torelli, G.; Vacchi, C.: A novel approach for high-frequency pipelined A/D conversion. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 1669–1672

    Google Scholar 

  100. Black, W.C.; Hodges, DA.: Time interleaved converter arrays. IEEE J. Solid-State Circuits SC-15 (1980) 1022–1029

    Google Scholar 

  101. Poulton, K.; Corcoran, J.J.; Hornak, T.: A 1-GHz 6-bit ADC System. IEEE J. Solid-State Circuits SC-22 (1987) 962–970

    Google Scholar 

  102. Singh, S.P.; Prabhakar, A.; Bhattcharyya, A.B.: C-2C ladder-based D/A converters for PCM codecs. IEEE J. Solid-State Circuits SC-22 (1987) 1197–1200

    Google Scholar 

  103. Letham, L.; Ahuja, B.K.; Quader, K.N.; Mayer, R.J.; Larsen, R.E.; Canepa, G.R.: A high-performance CMOS 70-MHz Palette/DAC. IEEE J. Solid-State Circuits SC-22 (1987) 1041–1047

    Google Scholar 

  104. Nairn, D.G.; Salama, CA.T.: Algorithmic analogue/digital converter based on current mirrors. Electronics Letters 24 (1988) 471–472

    Article  Google Scholar 

  105. Yung, H.T.; Chao, K.S.: A ratio-independent cyclic A/D conversion technique. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 2581–2584

    Google Scholar 

  106. Shih, C.-C.; Lam, K.-K.; Lee, K.-L.; Schalk, R.W.: A CMOS 5-V analog front end for 9600bit/s facsimile modems. IEEE J. Solid-State Circuits SC-22 (1987) 990–995

    Google Scholar 

  107. Yamakido, K.; Kokubo, M.; Kozaki, T.; Nishita, S.; Nishihara, T.; Miyake, N.; Ohwada, K.: A subscriber digital signal processor LSI for PCM applications. IEEE J. Solid-State Circuits SC-23 (1988) 836–842

    Google Scholar 

  108. Ueno, F.; Inoue, T.; Sugitani, K.; Araki, S.: Reduction methods of capacitor mismatch errors in switched-capacitor A/D, D/A converters. IEEE Proc. Int. Symposium on circuits and Systems, Helsinki, Finland (1988) 2813–2816

    Google Scholar 

  109. Wolffenbuttel, R.F.; Kurniawan, W.: Stochastic analog-to-digital conversion using asynchronous sampling. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 2585–2588

    Google Scholar 

  110. Heute, U.: Improving A/D conversion by digital signal processing — novel solutions for known problems and new problems. Frequenz 42 (1988) 93–101

    Article  Google Scholar 

  111. Ohara, H.; Ngo, H.X.; Armstrong, M.J.; Rahim, C.F.; Gray, P.R.: A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral. IEEE J. Solid-State Circuits SC-22 (1987) 930–938

    Google Scholar 

  112. Tröster, G.; Herbst, D.: Error cancellation technique for capacitor arrays in A/D and D/A converters. IEEE Trans. Circuits and Systems CAS-35 (1988) 749–751

    Google Scholar 

  113. Tröster, G.; Herbst, D.; Schoppe, K.; Sieber, P.; Tomaszewski, Z.: Pipeline-Kaskade A/D Umsetzer mit analoger and digitaler Fehlerkorrektur für das ISDN-UIC. NTG Fachberichte 96 (1986) 298–302

    Google Scholar 

  114. Vanden Bosche, M.; Schoukens, J.; Renneboog, J.: Dynamic Testing and diagnostics of A/D converters. IEEE Trans. Circuits and Systems, CAS-33 (1986) 775–785

    Google Scholar 

  115. Jenq, Y.-Ch.: Digital spectra of nonuniformly sampled signals: fundamentals and high-speed waveform digitizers. IEEE Trans. Instrumentation and Measurement 37 (1988) 245–251

    Article  Google Scholar 

  116. Dent, A.C.; Smith, M.J.; Cowan, C.F.N.: Equalization of analogue to digital converter nonlinearities. IEEE Proc. Int. Symposium on Circuits and Systems, Helsinki, Finland (1988) 2201–2204

    Google Scholar 

  117. Höfflinger, B.; Zimmer, G.: Hochintegrierte Analoge Schaltungen. München, Wien: Oldenbourg Verlag (1987)

    Google Scholar 

  118. Watanabe, K.; Ogawa, S.: Clock-feedthrough compensated sample/hold circuits. Electronics Letters 24 (1988) 1226–1228

    Article  Google Scholar 

  119. Boser, B.E.; Karmann, K.-P.; Martin, H.; Wooley, BA.: Simulating and testing oversampled analog-to-digital converters. IEEE Trans. Computer-Aided Design 7 (1988) 668–674

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Lehrstuhl für Allgemeine und Theoretische Elektrotechnik, Universität Erlangen-Nürnberg, Cauerstraße 7, D-8520, Erlangen, Deutschland

    Prof. Dr.-Ing. Rolf Unbehauen

  2. Technical University, Koszykowa 75, PL-00-661, Warsaw, Poland

    Dr.-Ing. Andrzej Cichocki

Authors
  1. Prof. Dr.-Ing. Rolf Unbehauen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Dr.-Ing. Andrzej Cichocki
    View author publications

    You can also search for this author in PubMed Google Scholar

Rights and permissions

Reprints and permissions

Copyright information

© 1989 Springer-Verlag Berlin Heidelberg

About this chapter

Cite this chapter

Unbehauen, R., Cichocki, A. (1989). CMOS Analog-to-Digital and Digital-to-Analog Conversion Systems. In: MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems. Communications and Control Engineering Series. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-83677-0_7

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-83677-0_7

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-83679-4

  • Online ISBN: 978-3-642-83677-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation