Abstract
Two cellular arrays are presented in this paper that are able to compute bicubical Bspline polynomial coefficients. The first array can be used to compute in parallel all the coefficients for a given surface and as well as providing a speedup factor of 256 compared to the single processor computation. The second array allows to partition the computation of the coefficients so that a smaller size of the array is required. This allows the user to reach a reasonable tradeoff between the speed needs and the VLSI implementation requirements.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
T. Pavlidis, “Graphics and Image Processing,” Springer-Verlag, New York, 1982.
J.D. Foley and A. Van Dam, “Fundamentals of Interactive Computer Graphics”, Addison Wesley., 1981.
de Boor, “A Practical Guide to Splines,” Applied Mathematical Sciences, Vol.27, Springer-Verlag, New York, 1978.
B.A. Barsky, “The Beta-Spline: A Local Representation Based on Shape Parameters and Fundamental Geometric Measures,” PhD thesis, Dept. of Computer Science, University of Utah, Dec. 1981.
B.A. Barsky and J.C. Beatty, “Local Control of Bias and Tension in Beta-spline,” Computer Graphics, Vol.17, No.3, 1983, pp.193–218.
A. Barsky “Computer Graphics and Geometric Modeling Using Beta-splines,” Springer-Verlag, Tokyo, 1986.
M. Nielson “Rectangular i/-splines,” IEEE Computer Graphics & Applications, February 1986, pp.35–40.
M.A.J Sweeney and R.H. Bartels, “Ray Tracing Free-Form B-spline Surfaces,” IEEE Computer Graphics & Applications, February 1986, pp.41–49.
R.F. Riesenfeld, “Applications of B-spline Approximation to Geometric Problems of Computer Aided Design,” PhD dissertation, Dept. of Systems and Information Science, Syracuse University., 1973.
T. Kung and C.E. Leiserson, “Systolic Arrays (for VLSI),” Sparse Matrix Proc., 1978, 1979, Academic Press, Orlando, Fla., PP.256–282.
Mead and L. Conway, eds., “Introduction to VLSI,” 1980, Addison-Wesley, Reading, Mass., pp.271–292.
H.T. Kung, “Why Systolic Architectures?,” Computer, Vol.15, No.l, Jan. 1982, pp.37–46
I. Moldovan and J.A.B. Fortes, “Partitioning and Mapping Algorithms Into Fixed-Size Systolic Arrays,” IEEE Trans. Computers, Vol. C-35, No.1, Jan 1986, pp.1–12.
S.Y. Kung, VLSI Array Processors, Prentice-Hall, Englewood Cliffs, N.J., 1987.
IEEE Computer, Special Issue on Systolic Architectures, Vol.20, No.7, July 1987.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1988 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ciminiera, L., Montuschi, P., Valenzano, A. (1988). A Cellular Array for Computing Bicubical B-Splines Coefficients. In: Magnenat-Thalmann, N., Thalmann, D. (eds) New Trends in Computer Graphics. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-83492-9_30
Download citation
DOI: https://doi.org/10.1007/978-3-642-83492-9_30
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-83494-3
Online ISBN: 978-3-642-83492-9
eBook Packages: Springer Book Archive