Skip to main content

The Papia Controller: Hardware Implementation

  • Conference paper
Pyramidal Systems for Computer Vision

Part of the book series: NATO ASI Series ((NATO ASI F,volume 25))

Abstract

After a general introduction about parallel machine architectures and possible implementation of control units, extensive informations are given about the hardware implementation of the control unit realized for the PAPIA machine in the Palermo IFCAI/CNR electronic lab oratories.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Selim G. Akl, “Parallel Sorting Algorithms”, Academic Press, 1983

    Google Scholar 

  2. V. Cantoni, M. Ferretti, S. Levialdi, F.Maloberti, “A pyramid project using integrated technologies”, Edit. S. Levialdi Academic Press, New York pp. 121–132, 1985

    Google Scholar 

  3. O. Catalano, G. Gerardi, A. Machi, “The PAPIA hardware control”, III int. conf. on image analysis and processing, Rapallo, 1985 ( Proceedings to appear )

    Google Scholar 

  4. V. Cantoni, L. Carrioli, L. Cinque, M. Ferretti, S. Levialdi, A. Machi, “Parallel image processing primitives”, III int. conf. on image analysis and processing, Rapallo, 1985 ( Proceedings to appear )

    Google Scholar 

  5. V. Cantoni, L. Carrioli, O. Catalano, L. Cinque, V. Di Gesu’, M. Ferretti, G. Gerardi, S. Levialdi, R. Lombardi, A. Machi’, R. Stefanelli, “The PAPIA image Analysis System”, 2nd International Technical Symposium on Optical and Electro-Optical Applied Science and Engineering, Cannes, December 1985.

    Google Scholar 

  6. G. Gerardi, O. Catalano, “Descrizione funzionale dell’unita’ di controllo di PAPIA Manuale di microprogrammazione”, IFCA/CNR Internal report n. 05, Apr. 86.

    Google Scholar 

  7. J. Mick and J. Brick, “Bit slice microprocessor design”, McGrain Hill, 1980.

    Google Scholar 

  8. VMEbus CPU Board PG2000 user manual Phylips, 1984.

    Google Scholar 

  9. Bipolar Microprocessor Logic and Interface Data Book Advanced Micro Devices, 1985.

    Google Scholar 

  10. Relocatable Macro Meta Assembler and Linking Loader Microtec Research, 1984.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1986 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Gerardi, G. (1986). The Papia Controller: Hardware Implementation. In: Cantoni, V., Levialdi, S. (eds) Pyramidal Systems for Computer Vision. NATO ASI Series, vol 25. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-82940-6_10

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-82940-6_10

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-642-82942-0

  • Online ISBN: 978-3-642-82940-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics