Abstract
Image analysis refers to the use of digital computers for Pattern Recognition and Image Processing (PRIP). On-line imagery data needs to be stored on disks and quickly retrieved for PRIP applications. This article presents a systematic approach to developing a special-purpose computer for processing pictorial information. This approach integrates both pattern-analysis and image-database-management capabilities into a unified design to meet the challenges. The integrated design is aimed at the development of a real-time and interactive computer system for both high-level pattern recognition and low-level image processing.
This research was supported by the U. S. National Science Foundation under grant ECS-80-16580.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
F. A. Briggs, K. S. Fu, K. Hwang, and B. W. Wah, “PUMPS Architecture for Pattern Analysis and Image Database Management, ” IEEE Trans. Computer, October 1982, pp. 969–982.
F. A. Briggs, M. Dubois, and K. Hwang, “Throughput Analysis and Configuration Design of a Shared-Resource Multiprocessor System: PUMPS, ” Proc. of 8th Annual Symposium on Computer Architecture, May 1981, pp. W7–80.
N. S. Chang and K. S. Fu, “Picture Query Languages for Pictorial Database Systems, ” IEEE Computer, Nov. 1981, pp. 23–33.
Y. T. Chiang and K. S. Fu, “A VLSI Architecture for Fast Context-Free Language Recognition (Earley’s ALgorithm),” Proc. 3rd International Conference on Distributed Computing Systems, Oct. 1–22, 1982.
K. H. Chu and K. S. Fu, “VLSI Architectures for High-Speed Recognition of General Context-Free Languages and Finite-State Languages,” Proc. 9th Int’l. Symp. on Computer Arch., Austin, Texas, April 1982, pp.77–49.
P. E. Danielsson and S. Levialdi, “Computer Architectures for Pictorial Information Systems, ” IEEE Computer, November 1981, pp. 53–67.
M. J. Duff and S. Levialdi (Editors), Languages and Architectures for Image Processing, Academic Press, N.Y., 1981.
K. S. Fu and T. Ichikawa (Editors), Special Computer Architecture for Pattern Processing, CRC Press, 1982.
K. Hwang and Y. H. Cheng, “Partitioned Matrix Algorithms for VLSI Arithmetic Systems, ” IEEE Transactions on Computer, December 1982, pp. 1215–1224.
K. Hwang and S. P. Su, “VLSI Architectures for Feature Extraction and Pattern Clessification, ” Journal of Computer Vision, Graphics, and Image Processing, Vo. 24, No. 2, November 1983.
K. Hwang, S. P. Su, and L. M. Ni, “Vector Computer Architecture and Processing Techniques,” in Advances in Computers, Vol. 20 ( Yovits, Ed.) Academic Press, 1981, pp. 115–197.
K. Hwang and F. A. Briggs, Computer Architectures for Parallel Processing, McGraw-Hill Book Co., N.Y. March 1984.
M. Onoe, K. Preston, and A. Rosenfeld (Editors), Real-Time/Parallel Computing: Image Analysis, Plenum Press, N.Y.
K. Preston, Jr. and L. Uhr (Editors), Multicomputers and Image Processing, Academic Press, N.Y. 1982.
J. Sklansky and G. N. Wessel, Pattern Classifiers and Trainable Machines, Springer-Verlag, N.Y. 1981.
B. W. Wah and S. B. Yao, “DIALOG–A Distributed Processor Organization for Database Machine,” Proc. of NCC, Vol. 49, AFIPS Press, 1980, pp. 243–253.
F. A. Briggs, K. S. Fu, K. Hwang, and J. H. Patel, “PM4–A Reconfigurable Multiprocessor System for Pattern Recognition and Image Processing, ” Proc. of NCC, 1979, pp. 255–265.
R. Hon and D. R. Reddy, “The Effect of Computer Architecture on Algorithm Decomposition and Performance,” in High-Speed Computers and Algorithm Organization (Kuck, et al. editors), Academic Press, 1977, pp. 411–421.
J. H. Patel, “Performance of Processor-Memory Interconnection for Multiprocessors,” IEEE Trans. on Computers, Vol. C-30, No. 10, pp. 771–780, Oct. 1981.
C. V. Ramamoorthy, J. L. Turner, and B. W. Wah, “A Design of a Cellular Associative Memory for Ordered Retrieval,” IEEE Trans. on Computers, Vol. C-27, No. 9, Sept. 1978.
B. D. Rathi, A. R. Tripathi and G. J. Lipovski, “Hardwired Resource Allocators for Reconfigurable Architectures, ” Proc. of 1980 International Conference on Parallel Processing, pp. 709–117, Aug. 1980.
K. Hwang and K. S. Fu, “Integrated Computer Architectures for Image Processing and Database Management, ” IEEE Computer, Jan. 1983, pp. 51–61.
H. H. Liu and K. S. Fu, “VLSI Systolic Processor for Fast Seismic Classification, ” Proc. of 1983 Int’1. Symp. on VLSI Tech., Systems, and Appl., Taipei, Taiwan, March 31, 1983.
B. W. Wah and A. Hicks, “Distributed Scheduling of Resources on Interconnection Networks,” Proc. of NCC, AFIPS Press, June 1982.
B. W. Wah, A Comparative Study of Resource Sharing on Multiprocessors, “ Proc. of 10th Annual Symposium on Computer Architecture, June 1983, pp. 301–308.
K. S. Fu, Syntactic Pattern Recognition and Applications, Prentice Hall, 1982.
S. Hanaki, and T. Temma, “Template Controlled Image Processor (TIP) Project” in Multicomputers and Image Processing, (Preston and Uhr, Editors), Academic Press, New York, 1982, pp. 343–352.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1985 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Fu, K.S., Hwang, K., Wah, B.W. (1985). VLSI Multiprocessor for Image Processing. In: Freeman, H., Pieroni, G.G. (eds) Computer Architectures for Spatially Distributed Data. NATO ASI Series, vol 18. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-82150-9_8
Download citation
DOI: https://doi.org/10.1007/978-3-642-82150-9_8
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-82152-3
Online ISBN: 978-3-642-82150-9
eBook Packages: Springer Book Archive