Representations of Spatially Parallel Architectures

  • David H. Schaefer
Part of the NATO ASI Series book series (volume 18)


Spatially parallel architectures utilize both logical and geometric concepts. In the usual representation of spatially parallel structures, only the logical components are formalized. In exactly the same sense that there are logical components, there are also components of a strictly geometric nature. In the construction of hardware, these geometric components are lost, becoming a “part of the wiring.” This paper looks at spatially parallel structures as being collections of two-dimensional logic and geometric components. The geometric components perform such tasks as providing communication paths between elements of an array of a given dimension, and providing selection or replication functions that allow data to pass from an array of one dimension to an array of a greater or lesser dimension. Logical components perform operations on arrays of identical dimensions.


Parallel Architecture Parallel Processor Communication Component Logic Component Output Array 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. Batcher, K.E. (1980), “Design of a massively parallel processor,” IEEE Trans. Comput., Vol 28, pp. 836–840.CrossRefGoogle Scholar
  2. Duff, M.J.B. (1978), “Review of the CLIP image processing system,” Proc. National Computer Conference, pp. 1055–1060.Google Scholar
  3. Reddaway, S.F. (1979), “The DAP approach,” Infotech State of the Art Report on Supercomputers, vol. 2, 1979, pp. 309–329.Google Scholar
  4. Schaefer, D.H. and Strong, J.P. (1977), “Tse Computers,” Proc. IEEE, Vol 65, No. 1, pp. 129–138.CrossRefGoogle Scholar
  5. Schaefer, D.H., Fischer, J.R. and Wallgren, K.R. (1982), “The massively parallel processor, Journal of Guidance and Control, May/June, pp. 187–190.Google Scholar
  6. Stone, H.S. (1971), “Parallel processing with the perfect shuffle,” IEEE Trans. Comput. vol C-20, pp. 153–161.CrossRefGoogle Scholar
  7. Tanimoto, S.L. (1982), “Programming Techniques for Hierarchical Parallel Image Processors.” In Multicomputers and Image Processing, Preston and Uhr (Eds.), Academic Press, New York, pp. 421–428.Google Scholar
  8. Unger, S.H. (1958), “A computer oriented toward spatial problems,” Proc. IRE, Vol. 46, pp. 1744–1750.CrossRefGoogle Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1985

Authors and Affiliations

  • David H. Schaefer
    • 1
  1. 1.George Mason UniversityFairfaxUSA

Personalised recommendations