Two-level Pipelining of Systolic Array Graphics Engines

  • J. A. K. S. Jayasinghe
  • O. E. Herrmann
Conference paper
Part of the Eurographic Seminars book series (FOCUS COMPUTER)


In a systolic array, the maximum operating speed is determined by the most complex operation performed. In a systolic array graphics engine, capable of generating high quality images, one has to perform complex operations at a very high speed. We propose to use pipelined functional units in systolic array graphics engines as they can perform complex operations at high speeds. Due to time-varying discontinuities of operations performed by systolic array graphics engines, introduction of pipelined functional units is a complex problem. In this paper we present a methodology which solves this problem by a graph-theoretic approach. Furthermore, we characterize the architectures which can be improved by pipelined functional units.


Time Slot Critical Path Systolic Array Storage Node Frame Buffer 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.


  1. [1]
    Nader Gharachorloo and Christopher Pottle, SUPER BUFFER: A Systolic VLSI Graphics Engine for Real Time Raster Image Generation, Proceedings of 1985 Chapel Hill Conference on VLSI, Computer Science Press, 1985, pp. 285–305.Google Scholar
  2. [2]
    Nader Gharachorloo, Satish Gupta, Erdem Hokenek, Peruvemba Balasubrama-nian, Bill Bogholtz, Christian Mathieu and Christos Zoulas, Subnanosecond Pixel Rendering with Million Transistor Chips, Proceedings of SIGGRAPH 88, August 1988, pp. 41–49.CrossRefGoogle Scholar
  3. [3]
    Teiji Nishizawa, Takeru Ohgi, Kazuyasu Nagatomi, Hiroshi Kamiyama and Kiyashi Maenobu, A Hidden Surface Processor for 3-Dimension Graphics, ISSCC 88, February 1988, pp. 166–167.Google Scholar
  4. [4]
    J.A.K.S. Jayasinghe, A. A.M. Kuijk and L. Spaanenburg, A Display Controller for a Structured Frame Store System, in Advances in Computer Graphics Hardware III, Springer-Verlag, 1989.Google Scholar
  5. [5]
    H. Fuchs and J. Poulton Pixel-planes: A VLSI Oriented Design for a Raster Graphics Engine, VLSI Design, Vol. 3, No. 3, 1981, pp. 20–28.Google Scholar
  6. [6]
    Bengt-Olaf Schneider, PROOF: An architecture for rendering in Object Space, in Advances in Computer Graphics Hardware III, Springer-Verlag, 1989.Google Scholar
  7. [7]
    D.A. Hodges and H.G. Jackson, Analysis and Design of Digital Integrated Circuits, McGraw-Hill, Inc. 1983.Google Scholar
  8. [8]
    H.T. Kung and M.S. Lam, Fault-Tolerance and Two-level Pipelining in VLSI Systolic Arrays, 1984 Conference on Advance Research in VLSI, M.I.T., 1984, pp. 74–83.Google Scholar
  9. [9]
    C. E. Leiserson and J.B. Saxe, Optimizing Synchronous Systems, Journal of VLSI and Computer Systems, Vol.1, No.1, 1983, pp. 41–68.zbMATHGoogle Scholar
  10. [10]
    S.Y. Kung, VLSI Array Processors, Prentice Hall, 1988.Google Scholar
  11. [11]
    H.T. Kung, L.M. Ruane and D.W.L. Yen, Two-level Pipelined Systolic Array for Multi-dimensional Convolution, Image and Vision Computing, Vol.1, No. 1, February 1983, pp. 30–36.CrossRefGoogle Scholar
  12. [12]
    P.J.W. ten Hagen, A.A.M. Kuijk and T. Triekens, Display Architecture for VLSI-based Graphics Workstation, in Advances in Computer Graphics Hardware I, Springer-Verlag, 1987.Google Scholar
  13. [13]
    J.A.K.S. Jaysinghe, Speed Optimization of VLSI/WSI Array Processors, Internal report under preparation.Google Scholar

Copyright information

© EUROGRAPHICS The European Association for Computer Graphics 1991

Authors and Affiliations

  • J. A. K. S. Jayasinghe
    • 1
  • O. E. Herrmann
    • 1
  1. 1.Laboratory for Network TheoryTwente UniversityEnschedeThe Netherlands

Personalised recommendations