Advertisement

A Generalised Parallel Architecture for Image Based Algorithms

  • G. J. Vaudin
  • G. R. Nudd
  • T. J. Atherton
  • S. C. Clippingdale
  • N. D. Francis
  • R. M. Howarth
  • D. J. Kerbyson
  • R. A. Packwood
  • D. Walton
Part of the Eurographic Seminars book series (FOCUS COMPUTER)

Abstract

Real time image generation and image understanding require levels of computing power, that are beyond that available from conventional sequential machines. Current commercially available systems aimed at this area make use of special purpose hardware to achieve the necessary throughput, but these systems can only achieve their performance for a restricted set of algorithms that are implemented in the hardware. A programmable general purpose parallel machine offers the possibility to achieve the required performance without restricting the choice of algorithm.

Keywords

Parallel Machine Image Understanding Host Machine Cluster Controller Instruction Stream 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    K.E. Batcher, “Design of the Massively Parallel Processor”, IEEE Trans. C-29, pp 836–840, 1980Google Scholar
  2. 2.
    M.J.B. Duff, T.J. Fountain (Editors), “Cellular Logic Image Processing”, Academic Press, New York, 1986Google Scholar
  3. 3.
    D.J. Hunt, “AMT DAP — a processor array in a workstation environment”, Computer Systems Science and Engineering, 4(2), pp l07–114, April 1989Google Scholar
  4. 4.
    T.J. Fountain, “A Review of SIMD Architectures”, in Image Processing System Architectures, ed J. Kitler.Google Scholar
  5. 5.
    MJ. Flynn, “Very High Speed Computing Systems”, Proc IEEE, V54 No. 12, 1966.Google Scholar
  6. 6.
    G.R. Nudd et al, “WPM: A Multiple-SIMD Architecture for Image Processing”, IEE Conference on Image Processing and Applications, Warwick, July 1989.Google Scholar
  7. 7.
    C.A.R. Hoare, “Communicating Sequential Processes”, Prentice Hall, 1985.Google Scholar
  8. 8.
    T.A. Theoharis, “Exploiting parallelism in the Graphics Pipeline”, Technical Monograph PRG-54, University of Oxford.Google Scholar
  9. 9.
    I. Page, “DisArray: A 16x16 RasterOp Processor”, Eurographics’ 83.Google Scholar
  10. 10.
    W. Bronnenberg, “POOL and DOOM”, PARLE’ 89, Lectures Notes in Computer Science, Springer-VerlagGoogle Scholar
  11. 11.
    H. Fuchs, “PIXEL-PLANES: A VLSI-oriented design for a raster graphics engine”, VLSI Design VII, no.3.Google Scholar
  12. 12.
    J. Clark, “The Geometry Engine: a VLSI geometry system for graphics”. Computer Graphics (SIGGRAPH’ 82 Proceedings), vol 16, no 3, pp l27–133.Google Scholar
  13. 13.
    E.F. Gehringer, “A Survey of Commercial Parallel Processors”, Computer Architecture News, Vol 16,. no 4, 1988.Google Scholar
  14. 14.
    W.D. Hillis, “The Connection Machine”, MIT Press, 1985.Google Scholar

Copyright information

© EUROGRAPHICS The European Association for Computer Graphics 1991

Authors and Affiliations

  • G. J. Vaudin
    • 1
  • G. R. Nudd
    • 1
  • T. J. Atherton
    • 1
  • S. C. Clippingdale
    • 1
  • N. D. Francis
    • 1
  • R. M. Howarth
    • 1
  • D. J. Kerbyson
    • 1
  • R. A. Packwood
    • 1
  • D. Walton
    • 1
  1. 1.Department of Computer ScienceUniversity of WarwickCoventryUK

Personalised recommendations