Abstract
The data flow of the MMU-chip as described in “2.4.3 MMU Chip Data Flow” on page 56 requires four array macros (arrays): Cache (high performance buffer memory), TLB (Translation-Lookaside Buffer for dynamic address translation), CD (Cache Directory), and Key Store. These four array macros are integrated together with the MMU control logic on a single chip (see Figure 141). Plate 8 shows a part of an MMU wafer.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Rights and permissions
Copyright information
© 1989 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Helwig, K., Lindner, H. (1989). Embedded Array Macros. In: The Design of a Microprocessor. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-74916-2_24
Download citation
DOI: https://doi.org/10.1007/978-3-642-74916-2_24
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-74918-6
Online ISBN: 978-3-642-74916-2
eBook Packages: Springer Book Archive