Skip to main content
SpringerLink
Log in

Performance Study of an Integrated Packet Switch with Two Priority Classes

  • Conference paper
Book cover Kommunikation in verteilten Systemen

Part of the book series: Informatik-Fachberichte ((INFORMATIK,volume 205))

Abstract

This paper presents an analysis of an N×N, internally non-blocking packet switch with two different priority classes. The analysis extends methods developed in recent publications for systems with a single priority class. A possible application of this work is in the analysis of integrated packet switches that support both voice and data traffic with different priorities. The switch is operated in a slotted fashion, and the probabilities of packet arrival in a time slot are distinct for the two priority classes. Low priority packets can be queued. High priority packets are cleared from the system in case of unsuccessful transmission through the switch. The results developed in the paper provide performance measures such as blocking probabilities and average delays. Expressions for system stability and total throughput are also studied in terms of both high and low priority traffic loads. Numerical examples illustrate the results.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 44.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 59.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Bibliography

  1. C.-L. Wu and T.-Y. Feng, editor. Tutorial: Interconnection Networks for Parallel and Distributed Processing IEEE Computer Society Press, 1984. (IEEE Cat. # EH0217–0).

    Google Scholar 

  2. H. Ahmadi, W. Denzel, C. A. Murphy, and E. Port, “A High Performance Switch Fabric for Integrated Circuit and Packet Switching,” Proc. of the 1988 Infocom Conference (INFOCOM’88 Cont. Rec.), pp. 9–18, 1988.

    Google Scholar 

  3. D. P. Bhandarkar, “Analysis of Memory Interference in Multiprocessors,” IEEE Trans. Comp., vol. C-24, no. 9, pp. 897–908, September 1975.

    Google Scholar 

  4. J. S.-C. Chen and R. Guérin, Input Queueing of an Internally Non-Blocking Packet Switch with Two Priority Classes, IBM Research Division, RC Report 13911 (#62487), October 1988.

    Google Scholar 

  5. J. S.-C. Chen and R. Guérin, Performanc%Study of an Integrated Packet Switch with with Two Priority Classes, IBM Research Division, RC Report 13774 (#61720), May 1988.

    Google Scholar 

  6. J. S.-C. Chen and R. Guérin, “Input Queueing of an Internally Non-Blocking Packet Switch with Two Priority Classes,” To be presented at INFOCOM’89, 1989.

    Google Scholar 

  7. D. M. Dias and J. R. Jump, “Analysis and Simulation of Buffered Delta Networks,” IEEE Trans. Comp., vol. C-30, no. 4, pp. 273–282, April 1981.

    Article  Google Scholar 

  8. A. E. Eckberg and T.-C. Hou, “Effects of Output Buffer Sharing on Buffer Requirements in an ATDM Packet Switch,” Proc. of the 1988 Infocom Conference (INFOCOM’88 Conf. Rec.), pp. 459–465, 1988.

    Google Scholar 

  9. K. Y. Eng, M. G. Hluchyj, and Y.-S. Yeh, “A Knockout Switch for Variable-Length Packets,” IEEE Jour. Selec. Areas Commun., vol. SAC-5, no. 9, pp. 1426–1435, December 1987.

    Article  Google Scholar 

  10. G. Hebuterne, “STD Switching in an ATD Environment,” Proc. of the 1988 Infocom Conference (INFOCOM’88 Conf. Rec), pp. 449–458, 1988.

    Google Scholar 

  11. M. C. Hluchyj and M. J. Karol, “Queueing in Space-Division Packet Switching,” Proc. of the 1988 Infocom Conference (INFOCOM’88 Conf. Rec.), pp. 334–343, 1988.

    Google Scholar 

  12. A. Huang and S. Knauer, “STARLITE: A Wide-band Digital Switch,” Proc. of the 1984 Globecom Conference (GLOBECOM’84 Conf. Rec.), vol. 1, pp. 5.3.1–5.3. 5, Atlanta, Georgia, November 1984.

    Google Scholar 

  13. J. Y Hui and E. Arthurs, “A Broadband Packet Switch for Integrated Transport,” IEEE J. Selec. Areas Commun., vol. SAC-5, no. 8, pp. 1264–1273, October 1987.

    Article  Google Scholar 

  14. Y.-C. Jenq, “Performance Analysis of a Packet Switch Based on Single-Buffered Banyan Network,” IEEE J. Select. Areas Commun., vol. SAC-1, no. 6, pp. 1014–1021, December 1983.

    Article  Google Scholar 

  15. M. J. Karol and M. C. Hluchyj, “Using a Packet Switch for Circuit-Switched Traffic: A Queueing System with Periodic Input Traffic,” Proc. of the 1987 Infocom Conference (INFOCOM’87 Conf. Rec.), pp. 1677–1682, 1987.

    Google Scholar 

  16. M. J. Karol, M. C. Hluchyj, and S. P. Morgan, “Input Vs. Output Queueing on a Space-Division Packet Switch,” IEEE Trans. Commun., vol. COM-35, no. 12, pp. 1347–1356, December 1987.

    Article  Google Scholar 

  17. C. P. Kruskal and M. Snir, “The Performance of Multistage Interconnection Networks for Multiprocessors,” IEEE Trans. Comput., vol. C-32, no. 12, pp. 1091–1098, December 1983.

    Google Scholar 

  18. B. N. W. Ma and J. W. Mark, “Performance Analysis of Burst Switching for Integrated Voice/Data Networks,” IEEE Trans. Commun., vol. COM-36, no. 3, pp. 282–297, March 1988.

    Google Scholar 

  19. S. Nojima, E. Tsutsui, H. Fukuda, and M. Hashimoto, “Integrated Services Packet Network Using Bus Matrix Switch,” IEEE J. Select. Areas Commun., vol. SAC-5, no. 8, pp. 1284–1292, October 1987.

    Google Scholar 

  20. J. K Patel, “Performance of Processor-Memory Interconnections for Multiprocessors,” IEEE Trans. Computers, vol. C-30, no. 10, pp. 771–780, October 1981.

    Google Scholar 

  21. J. S. Turner and L. F. Wyatt, “A Packet Network Architecture for Integrated Services,” Proc. of the 1983 Globecom Conference (GLOBECOM’83 Conf. Rec), pp. 45–50, November 1983.

    Google Scholar 

  22. Y.-S. Yeh, M. G. Hluchyj, and A. S. Acampora, “The Knockout Switch: A Simple, Modular Architecture for High-Performance Packet Switching,” IEEE J. Select. Areas Commun., vol. SAC-5, no. 8, pp. 1274–1283, October 1987.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. IBM T.J. Watson Research Center, Yorktown Heigths, N.Y., 10598, USA

    J. S.-C. Chen & R. Guérin

Authors
  1. J. S.-C. Chen
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. R. Guérin
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institut für Nachrichtenvermittlung und Datenverarbeitung, Universität Stuttgart, Seidenstraße 36, D-7000, Stuttgart 1, Deutschland

    Paul J. Kühn

Rights and permissions

Reprints and permissions

Copyright information

© 1989 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Chen, J.SC., Guérin, R. (1989). Performance Study of an Integrated Packet Switch with Two Priority Classes. In: Kühn, P.J. (eds) Kommunikation in verteilten Systemen. Informatik-Fachberichte, vol 205. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-74570-6_28

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-74570-6_28

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-50893-9

  • Online ISBN: 978-3-642-74570-6

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation