Self-Aligning Technology for Sub-100nm Deep Base Junction Transistors
This chapter describes the newly developed technology which will break through the limitations for further scaling down of the base junction depth of a self-aligned bipolar transistor. The new technology, BSA (BSG Self-Aligned) technology, features the use of BSG film as a sidewall spacer between the emitter and base electrodes as well as the diffusion source for the intrinsic base and also for the p+-link region between the intrinsic and extrinsic base. BSA technology has been successfully combined with the RTA (Rapid Thermal Annealing) technique to fabricate sub-100nm base self-aligned bipolar transistors. The typical BSA transistor has hFE = 70, BVCEO = 7 V and BVEBO = 3 V. BSA technology is likely to prove extremely useful in future bipolar VLSIs.
KeywordsMigration Arsenic Boron Recrystallization Gallium
Unable to display preview. Download preview PDF.
- 2.2K. Washio, T. Nakamura, K. Nakazato, T. Hayashida: A 48ps ECL in a self-aligned bipolar technology. ISSCC (1984), Dig. Techn. Papers, pp.58–59Google Scholar
- 2.3H. Ryssel, H. Glawischnig (eds.): Ion Implanation Techniques, Springer Ser. Electrophys., Vol.10 (Springer, Berlin, Heidelberg 1982)Google Scholar
- 2.4C.T. Chuang, G.P. Li, T.H. Ning: On the sidewail shadowing effect of self-aligned transistors. Proc. IEEE Bipolar Circuits and Technology Meeting (1987) pp. 24–25Google Scholar
- 2.6K. Yamada, M. Kashiwagi, K. Taniguchi: Formation of shallow p+n junction by low temperature annealing. Proc. 14th Conf. on Solid State Devices (Tokyo 1982) pp. 157–160Google Scholar
- 2.7T. Sugii, T. Yamazaki, T. Fukano, T. Ito: Thin-base bipolar technology by low-temperature photo epitaxy. Symp. VLSI Technology (1987) pp.35–36Google Scholar
- 2.8H. Oechsner (ed.): Thin Film and Depth Profile Analysis, Topics Curr. Phys., Vol.37 (Springer, Berlin, Heidelberg 1984)Google Scholar
- 2.9M. Ugajin, S. Konaka, Y. Amemya: A nanometer-base silicon bipolar transistor using an ultra-shallow gallium diffusion process. 19th Conf. on Solid State Devices and Materials (Tokyo 1987) Extended Abstracts, pp.339–342Google Scholar