Abstract
List processing plays a central role in simulation programs. It Is apparent that a distributed list processing is essential for a distributed simulation. The list processor reported here is a special microprogrammed processor, according to the co-processor concept, whose architecture 1) is optimized for the execution of list and arithmetic operations, and 2) support distributed list processing on several list processors. In order to accommodate a wide range of list applications a comprehensive basic instruction set has been implemented which allows the execution of many desired list operations, e.g. complex searching and sorting algorithms. For a specific application (e.g. event list manipulation) a high level instruction set can be built by using these basic instructions. For attribute manipulation an arithmetic instruction set (floating point) is also included.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Barel M.: A Flexible, High-Performance Multiprocessor for Data Network Simulation. 10th International Teletraffic Congress. March 1983, Montreal Canada.
Birney R. E., Davis M. I., Hood R. A.: List Processor. IBM Tech. Disclosure Bull, Vol. 20, No. 8, 2972–4, Jan. 1978.
Franta W. R., Maly K.: An Efficient Data structure for the Simulation Event list. CACM 1977 20, 8, 596–602.
Groppel R. D., Hemenway J. E.: Display-List Processor Extends Color-Graphics Tools. EDN Vol.26, No. 13, 139–44, 24 June 1981
Knuth D. E.: The Art of Computer Programming Volume 1, Addison-Weley, 1969.
Kogge P.M.: The Architecture of Pipelined Computers. McGraw-Hill 1981.
Mick J., Brick J.: Bit-Slice Microprocessors Design McGraw-Hill 1980.
Sansonnet J. P., Castan M., Percebois C., Botella D., Perez J. Direct Execution of Lisp on a List Directed Architecture. Symposium on Architectural Support for Programming Languages and Operating Systems. March 1982, Palo Alto, California.
Sussman G. J., Holloway J., Steel G. L., Bell A.: Scheme-79-Lisp on a Chip. IEEE Computer July 1981.
Takenchi I., Okuno H.: A List Processor LIPQ. Rev. Electr. Commun. Lab. (Japan) Vol.26, No.5–6, 767–79, May-June 1978.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1983 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Barel, M. (1983). A High Speed List Processor for Discrete Event Multiprocessor — Simulators. In: Ameling, W. (eds) First European Simulation Congress ESC 83. Informatik-Fachberichte, vol 71. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-69295-6_19
Download citation
DOI: https://doi.org/10.1007/978-3-642-69295-6_19
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-12723-9
Online ISBN: 978-3-642-69295-6
eBook Packages: Springer Book Archive