Skip to main content

Comparison of Dispatching Rules for Reducing the Mean and Variability of Cycle Times in Semiconductor Manufacturing

  • Conference paper
Operations Research Proceedings 1999

Part of the book series: Operations Research Proceedings 1999 ((ORP,volume 1999))

Abstract

Semiconductor wafer manufacturing is among the most complex manufacturing processes, and hence a capital-intensive endeavor. The most common non cost-related performance measures for a semiconductor manufacturing facility are machine utilization, production yield, throughput, and last but not least cycle time. We define cycle time as the time a lot of wafers needs to travel through the semiconductor wafer manufacturing process. The overall cycle time of a lot of wafers is the sum of the total processing times of a wafer, waiting times for all resources (such as operators, machines, tools, transportation system) needed for each processing step to become available, times elapsed during measurement and quality inspections, and the time the lot has spent in transportation.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 99.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 132.00
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  • Collins, Donald W.; Williams, Ken and Hoppenstaedt, Frank C. (1997) “Implementation of. Minimum Inventory Variability Scheduling 1-Step Ahead Policy in a Large Semiconductor Manufacturing Facility”, Proceedings of the 6 th International Conference on Emerging Technologies and Factory Automation (ETFA), Los Angeles, U.S.A., September 1997, pp. 497–504.

    Google Scholar 

  • Fowler, J.W. and Robinson, J.K. (1995) “Measurement and Improvement of Manufacturing Capacity (MIMAC) Project Final Report”, SEMATECH Technology Transfer Ü95062861A-TR. Austin, TX, 1995. Also published as: Manufacturing Science and Technology for IC Production, JESSI T30C / ESPRIT 8003, Theme 3.3, MST3-AI300-R-NI04-1.

    Google Scholar 

  • Gupta, Piyush; Kumar, P.R.; Andersen, Dave; Ivanova, Theodora and Tietman, Ed (1999) “On Cyle-Time Performance Improvement Under Varying Product Mixes by Choice of Scheduling Policies”, Proceedings of the 1999 International Conference on Semiconductor Manufacturing Operational Modeling and Simulation (SMOMS′99), San Francisco, U.S.A., January 1999, pp. 9–12.

    Google Scholar 

  • Hogg, G.; Fowler, J.W. and Ibrahim, M. (1991) “Flow control in semiconductor manufacturing: A survey and projection of needs”, SEMATECH Technology Transfer #91110757A-GEN, Austin, TX, December 1991.

    Google Scholar 

  • Li, S.; Tang, T. and Collins, D. W. (1996) “Minimum Inventory Variability Schedule With Applications in Semiconductor Fabrication”, IEEE Transactions on Semiconductor Manufacturing, Vol. 9, No. 1, February 1996, pp. 145–149.

    Article  Google Scholar 

  • Lu, Steve C. H. and Ramaswamy, Deepa and Kumar, P. R. (1994) “Efficient Scheduling Policies to Reduce Mean and Variance of Cycle-Time in Semiconductor Manufacturing Plants”, IEEE Transactions on Semiconductor Manufacturing, Vol.7, No.3, August 1994, pp. 374–388.

    Article  Google Scholar 

  • Mittler, M.; Schoemig, A. K. and Gerlich, N. (1995) “Reducing the Variance of Cycle Times in Semiconductor Manufacturing Systems”. Proceedings of the International Conference on Improving Manufacturing Performance in a Distributed Enterprise: Advanced Systems and Tools. Edinburgh, UK, pp. 89–98.

    Google Scholar 

  • Rose, Oliver (1999) “Estimation of the Cycle Time Distribution of a Wafer Fab by a Simple Simulation Model”, Proceedings of the 1999 International Conference on Semiconductor Manufacturing Operational Modeling and Simulation (SMOMS′99), San Francisco, U.S.A., January 1999, pp. 133–138.

    Google Scholar 

  • Uzsoy, R.; Lee, C. and Martin-Vega, L. (1992) “A review of production planning and scheduling models in the semiconductor industry, Part I: System characteristics, performance evaluation and production planning”, IIE Transactions on Scheduling and Logistics, Vol. 24, 1992, pp. 47–61.

    Google Scholar 

  • Uzsoy, R.; Lee, C. and Martin-Vega, L. (1994) “A review of production planning and scheduling models in the semiconductor industry, Part II: Shop Floor Control”, IIE Transactions on Scheduling and Logistics, Vol. 26, 1994, pp. 44–55.

    Google Scholar 

  • Wein, Lawrence M. (1988), “Scheduling Semiconductor Wafer Fabrication”, IEEE Transactions on Semiconductor Manufacturing, Vol. 1, No.3, 1988, pp. 115–130.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Mittler, M., Schoemig, A.K. (2000). Comparison of Dispatching Rules for Reducing the Mean and Variability of Cycle Times in Semiconductor Manufacturing. In: Inderfurth, K., Schwödiauer, G., Domschke, W., Juhnke, F., Kleinschmidt, P., Wäscher, G. (eds) Operations Research Proceedings 1999. Operations Research Proceedings 1999, vol 1999. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-58300-1_75

Download citation

  • DOI: https://doi.org/10.1007/978-3-642-58300-1_75

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-67094-0

  • Online ISBN: 978-3-642-58300-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics