Advertisement

Aktuelle RISC-Prozessoren

  • Christian Müller-Schloer
  • Ernst Schmitter
Chapter
  • 39 Downloads

Zusammenfassung

In den vorangegangenen Kapiteln wurden die Konzeption und wichtige Einzelkomponenten von RISC-Prozessoren behandelt. Dieses Kapitel stellt eine Reihe von RISC-Prozessoren vor, die heute für Workstations eingesetzt werden. Dabei wird zum einen ein Augenmerk gelegt auf Besonderheiten der Prozessorarchitektur, zum andern auf Aspekte der Integration in eine Workstation.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Literatur

  1. [AMD 88a]
    Advanced Micro Devices: Am29000 32-Bit Streamlined Instruction Processor User’s Manual. Sunnyvale (CA) 1988Google Scholar
  2. [AMD 88b]
    Advanced Micro Devices: Am29000 32-Bit Streamlined Instruction Processor Memory Design Handbook. Sunnyvale (CA) 1988Google Scholar
  3. [APOL 89]
    Apollo Computer Inc.: Series 10000VS Graphics Superworkstation. February 1989Google Scholar
  4. [BODE 90]
    Bode, A. (Hrsg.): RISC-Architekturen. Mannheim: BI-Wissenschaftsverlag, 1990 (2. Auflage)zbMATHGoogle Scholar
  5. [CASE 87]
    Case, B.; Chu, P.; Johnson, M.; Baror, G.; Olson, T.; Gupta, S.: 32-Bit-Prozessor unterstützt optimierende Compiler. Elektronik 36 (1987) 6, S. 77–82Google Scholar
  6. [CASE 89]
    Case, B.: Intel’s i860 Sets New Performance Standard. Unusual optimization for floating-point and 3-D graphics. Microprocessor Report, March 1989; und Evaluating the i860’s Graphics Unit. Microprocessor Report, April 1989Google Scholar
  7. [COHE 81]
    Cohen, D.: On Holy Wars and a Plea for Peace. IEEE Computer, 14 (1981) 10, pp. 48–54CrossRefGoogle Scholar
  8. [CYPR 88]
    Cypress: CY7C600 RISC Family Users Guide. San Jose (CA) 1988Google Scholar
  9. [DEWA 90]
    Dewar, R. B. K.; Smosna, M.: Microprocessors, A Programmer’s View. New York 1990Google Scholar
  10. [FAIR 86]
    Fairchild: 32-Bit-Mikroprozessor mit On-Chip Fließkomma-Verarbeitung. Design&Elektronik (1986) 17, S. 8–14Google Scholar
  11. [FOTL 87]
    Fotland, D. A.; Shelton, J. F.; Bryg, W. R.; La Fetra, R. V.; Boschma, S. I.; Yeh, A. S.; Jacobs, E. M.: Hardware Design of the First HP Precision Architecture Computers. Hewlett-Packard Journal, March 1987, pp. 4–17Google Scholar
  12. [FURB 90]
    Furber, S. B,; Thomas, A. R. P.: ARM3 — a study in design for compatibility. Microprocessors and Microsystems 14 (1990) 6, pp. 407–415CrossRefGoogle Scholar
  13. [GARN 89]
    Garner, R. B.; Pöll, G.: SPARC — die offene RISC-Architektur. In: [HUTT 89], S. 257–270Google Scholar
  14. [GROV 90]
    Groves, R. D.; Oehler, R.: RISC System/6000 processor architecture. Microprocessors and Microsystems 14 (1990) 6, pp. 357–366CrossRefGoogle Scholar
  15. [GUNN 89]
    Gunn, L.: The RISC-Processor Wars Intensify. Electronic Design 37 (1989) 6, pp. 33–41Google Scholar
  16. [HEAT 90]
    Heath, S.: Performance improvement techniques for the M88000 RISC architecture. Microprocessors and Microsystems 14 (1990) 6, pp. 377–384CrossRefGoogle Scholar
  17. [HUNT 87]
    Hunter, C. B.: Introducing the Clipper Architecture. IEEE Micro 7 (1987) 8, pp. 6–25CrossRefGoogle Scholar
  18. [HUTT 89]
    Huttenloher, R.; Fey, J. (Hrsg.): ”CISC oder RISC oder ...”, Vorträge und Begleittexte zum 1. Entwicklerforum. München 1989Google Scholar
  19. [IAPD 89a]
    Intergraph Advanced Processor Division: Clipper C300, 32-Bit Compute Engine. Palo Alto 1989Google Scholar
  20. [IAPD 89b]
    Intergraph Advanced Processor Division: Clipper C300, 32-Bit Microprocessor Family. Palo Alto 1989Google Scholar
  21. [IBM 90]
    International Business Machines: The IBM RISC System/6000 processor. IBM Journal of Research and Development 34 (1990) 1Google Scholar
  22. [INTE 89a]
    intel: i 860 Processor Performance, Release 1.0, March 1989Google Scholar
  23. [INTE 89b]
    intel: i 860 64-Bit Microprocessor Programmers Reference Manual. Santa Clara (CA) 1989Google Scholar
  24. [JAME 90]
    James, D. V.: Multiplexed Buses: The Endian Wars Continue. IEEE Micro 10 (1990) 6, pp. 9–21CrossRefGoogle Scholar
  25. [JOHN 87]
    Johnson, M.: System Considerations in the Design of the Am29000. IEEE Micro 7 (1987) 8, pp. 28–41CrossRefGoogle Scholar
  26. [KANE 87]
    Kane, G.: mips RISC Architecture. Englewood Cliffs (NJ): Prentice Hall, 1987Google Scholar
  27. [KHAN 90]
    Khan, A.: CMOS and ECL implementations of MIPS RISC architecture. Microprocessors and Microsystems 14 (1990) 6CrossRefGoogle Scholar
  28. [KOHN 89]
    Kohn, L.; Margulis, N.: Introducing the Intel i860 64-Bit Microprocessor. IEEE Micro 9 (1989) 8, pp. 15–30CrossRefGoogle Scholar
  29. [MAYE 89]
    Mayer, U.; Reuveni, D.: RISC-MIPS von MIPS. In: [HUTT 89], S. 187–191Google Scholar
  30. [MCLE 89]
    McLeod, J.: Tough Choices Ahead. Electronics, 62 (1989) 5, pp. 70–78Google Scholar
  31. [MELE 89]
    Melear, Ch.: The Design of the 88000 RISC Family. IEEE Micro 9 (1989) 4, pp. 26–38CrossRefGoogle Scholar
  32. [MOTO 88a]
    Motorola, Inc.: MC88100 RISC Microprocessor User’s Manual. 1988Google Scholar
  33. [MOTO 88b]
    Motorola, Inc.: MC88200 Cache / Memory Management Unit User’s Manual. 1988Google Scholar
  34. [NÜLL 88]
    Nülle, U.: Am29000, eine RISC-Familie für Embedded Controller. In: [BODE 90], S. 184–214Google Scholar
  35. [PIEP 89]
    Piepho, R. S.; Wu, W. S.: A Comparison of RISC Architectures. IEEE Micro 9 (1989) 2, pp. 51–62CrossRefGoogle Scholar
  36. [POUN 86]
    Pountain, D.: The Acorn RISC Machine. Byte 11 (1986) 1, pp. 387–393Google Scholar
  37. [RADI 83]
    Radin, G.: The 801 Minicomputer. IBM Journal of Research and Development 27 (1983) 1, pp. 237–246CrossRefGoogle Scholar
  38. [ROGE 85 ]
    Rogers, D. F.: Procedural Elements for Computer Graphics. New York 1985Google Scholar
  39. [ROSE 88]
    Rosenbladt, P.: Hewlett-Packard Precision Architecture. In: [BODE 90], S. 307–324Google Scholar
  40. [SCHM 88]
    Schmidberger, R.: Die M88000-Familie, eine leistungsstarke Alternative zur CISC-Technologie. In: [BODE 90], S. 325–349Google Scholar
  41. [SIEM 90a]
    Siemens AG, Bereich Halbleiter: SAB-R3000 High Performance 32-bit RISC Microcomputer. Data Sheet 02.90. München 1990Google Scholar
  42. [SIEM 90b]
    Siemens AG, Bereich Halbleiter: SAB-R3010 High Performance Floating point Coprocessor. Data Sheet 02.90. München 1990Google Scholar
  43. [SPEC 89]
    System Performance Evaluation Cooperative (SPEC): spec Newsletter, Benchmark Results, Vol. 1, Issue 1, Fall 1989Google Scholar
  44. [STEL 89]
    Stelbrink, J.: Der Am29000 RISC Prozessor in Controller Applikationen. In: [HUTT 89], S. 13–17Google Scholar
  45. [SUN 87]
    Sun Microsystems, Inc.: The SPARC Architecture Manual. Mountain View (CA) 1987Google Scholar
  46. [SUN 89]
    Sun Microsystems, Inc.: Catalyst, A catalog of third-party software and hardware Mountain View (CA) 1989Google Scholar
  47. [THUR 90]
    Thurner, E.: Die MIPS Prozessor-Familie. In: [BODE 90], S. 379–401Google Scholar
  48. [VLSI 89]
    VLSI Technology, Inc.: VL86C010 32-Bit RISC MPU an Peripherals User Manual Englewood Cliffs (NJ): Prentice Hall 1989Google Scholar
  49. [WEIC 90]
    Weicker, R.: Leistungsmessungen für RISCs. In: [BODE 90], S. 145–183Google Scholar
  50. [WILS 88]
    Wilson, L: Reduced Instructions. Systems International, October 1988, pp. 23–33Google Scholar

Copyright information

© Springer-Verlag Berlin Heidelberg 1991

Authors and Affiliations

  • Christian Müller-Schloer
    • 1
  • Ernst Schmitter
    • 2
  1. 1.Institut für Rechnerstrukturen und BetriebssystemeUniversität HannoverGermany
  2. 2.Zentralabteilung Forschung und EntwicklungSiemens AGMünchenGermany

Personalised recommendations